DS90UB929-Q1 Datasheet, PDF (24/71 Pages) Texas Instruments – 720p HDMI to FPD-Link III Bridge Serializer

DS90UB929-Q1
SNLS457 – NOVEMBER 2014
I2S_WC
t1/fS (256 BCKs at Single Rate, 128 BCKs at Dual Rate)t
www.ti.com
I2S_CLK
I²S Mode
DIN1
(Single)
Ch 1
t32 BCKst
23 22 0
Ch 2
t32 BCKst
23 22 0
Ch 3
t32 BCKst
23 22 0
Ch 4
t32 BCKst
23 22 0
Ch 5
t32 BCKst
23 22 0
Ch 6
t32 BCKst
23 22 0
Ch 7
t32 BCKst
23 22 0
Ch 8
t32 BCKst
23 22 0
23 22
Figure 13. TDM Format
8.3.17 Built In Self Test (BIST)
An optional At-Speed Built-In Self Test (BIST) feature supports testing of the high speed serial link and back
channel without external data connections. This is useful in the prototype stage, equipment production, in-system
test, and system diagnostics.
8.3.17.1 BIST Configuration And Status
The BIST mode is enabled at the deserializer by pin (BISTEN) or BIST configuration register. The test may
select either an external TMDS clock or the internal Oscillator clock (OSC) frequency. In the absence of TMDS
clock, the user can select the internal OSC frequency at the deserializer through the BISTC pin or BIST
configuration register.
When BIST is activated at the deserializer, a BIST enable signal is sent to the serializer through the Back
Channel. The serializer outputs a test pattern and drives the link at speed. The deserializer detects the test
pattern and monitors it for errors. The deserializer PASS output pin toggles to flag each frame received
containing one or more errors. The serializer also tracks errors indicated by the CRC fields in each back channel
frame.
The BIST status can be monitored real time on the deserializer PASS pin, with each detected error resulting in a
half pixel clock period toggled LOW. After BIST is deactivated, the result of the last test is held on the PASS
output until reset (new BIST test or Power Down). A high on PASS indicates NO ERRORS were detected. A Low
on PASS indicates one or more errors were detected. The duration of the test is controlled by the pulse width
applied to the deserializer BISTEN pin. LOCK is valid throughout the entire duration of BIST.
See Figure 14 for the BIST mode flow diagram.
Step 1: The Serializer is paired with another FPD-Link III Deserializer, BIST Mode is enabled via the BISTEN pin
or through register on the Deserializer. Right after BIST is enabled, part of the BIST sequence requires bit
0x04[5] be toggled locally on the Serializer (set 0x04[5]=1, then set 0x04[5]=0). The desired clock source is
selected through the deserializer BISTC pin, or through register on the Deserializer.
Step 2: An all-zeros pattern is balanced, scrambled, randomized, and sent through the FPD-Link III interface to
the deserializer. Once the serializer and the deserializer are in BIST mode and the deserializer acquires Lock,
the PASS pin of the deserializer goes high and BIST starts checking the data stream. If an error in the payload (1
to 35) is detected, the PASS pin will switch low for one half of the clock period. During the BIST test, the PASS
output can be monitored and counted to determine the payload error rate.
Step 3: To Stop the BIST mode, the deserializer BISTEN pin is set Low. The deserializer stops checking the
data. The final test result is held on the PASS pin. If the test ran error free, the PASS output will remain HIGH. If
there one or more errors were detected, the PASS output will output constant LOW. The PASS output state is
held until a new BIST is run, the device is RESET, or the device is powered down. The BIST duration is user
controlled by the duration of the BISTEN signal.
24
Submit Documentation Feedback
Product Folder Links: DS90UB929-Q1
Copyright © 2014, Texas Instruments Incorporated