English
Language : 

LMH0031 Datasheet, PDF (27/39 Pages) National Semiconductor (TI) – SMPTE 292M/259M Digital Video Deserializer Descrambler with Video and Ancillary Data FIFOs
◁
LMH0031
www.ti.com
SNLS218A – JANUARY 2006 – REVISED APRIL 2013
Table 5. Test Pattern Selection Codes(1) (continued)
Test Pattern Select Word Bits >
Bit 5
Bit 4
Colour Bars
1
1
750 Line, 74.25 MHz, 60 Frame Progressive Component (SMPTE 296M)
Ref. Black
1
1
PLL Path.
1
1
EQ Path.
1
1
Colour Bars
1
1
525 Line, 30 Frame, 27 MHz, NTSC 4x3 (SMPTE 125M)
Ref. Black
0
0
PLL Path.
0
0
EQ Path.
0
0
Colour Bars (SD BIST)
0
0
625 Line, 25 Frame, 27 MHz, PAL 4x3 (ITU-T BT.601)
Ref. Black
0
1
PLL Path. (SD BIST)
0
1
EQ Path.
0
1
Colour Bars
0
1
525 Line, 30 Frame, 36 MHz, NTSC 16x9 (SMPTE 125M)
Ref. Black
0
0
PLL Path.
0
0
EQ Path.
0
0
Colour Bars
0
0
625 Line, 25 Frame, 36 MHz, PAL 16x9 (ITU-T BT.601)
Ref. Black
0
1
PLL Path.
0
1
EQ Path.
0
1
Colour Bars
0
1
525 Line, 30 Frame, 54 MHz (NTSC)
Ref. Black
0
0
PLL Path.
0
0
EQ Path.
0
0
Colour Bars
0
0
625 Line, 25 Frame, 54 MHz (PAL)
Ref. Black
0
1
PLL Path.
0
1
EQ Path.
0
1
Colour Bars
0
1
Bit 3
1
1
1
1
1
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
1
1
1
1
1
1
1
1
Bit 2
0
1
1
1
1
0
0
0
0
0
0
0
0
1
1
1
1
1
1
1
1
0
0
0
0
0
0
0
0
Bit 1
1
0
0
1
1
0
0
1
1
0
0
1
1
0
0
1
1
0
0
1
1
0
0
1
1
0
0
1
1
Bit 0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
VIDEO INFO 0 REGISTER (Address 0Eh)
Re-synchronization of the parallel video output data with the parallel rate clock is controlled by the functions
Framing Enable, Framing Mode and NSP. For operating details about these control bits, refer to the
preceeding section about Format Registers 0 and 1 and the Format Mode bit. Framing Enable may be
assigned as an input on the multi-function I/O port.
The NSP (New Sync Position) bit indicates that a new or out-of-place TRS character has been detected in the
input data. This bit is set to a logic-1 and remains set for at least one horizontal line period or unless re-activated
by a subsequent new or out-of-place TRS. It is reset by an EAV TRS character.
The EAV (end of active video) and SAV (start of active video) bits track the occurrence of the corresponding
TRS characters.
Copyright © 2006–2013, Texas Instruments Incorporated
Product Folder Links: LMH0031
Submit Documentation Feedback
27
 ▷