5962-0924001VXC Datasheet, PDF (1/46 Pages) Texas Instruments – 12-Bit, 1-GSPS Analog-to-Digital Converter

ADS5400-SP
www.ti.com
SLAS669C – SEPTEMBER 2010 – REVISED AUGUST 2012
12-Bit, 1-GSPS Analog-to-Digital Converter
Check for Samples: ADS5400-SP
FEATURES
1
• 1-GSPS Sample Rate
• 12-Bit Resolution
• 2.1 GHz Input Bandwidth
• SFDR = 65 dBc at 1.2 GHz
• SNR = 57 dBFS at 1.2 GHZ
• 7 Clock Cycle Latency
• Interleave Friendly: Internal Adjustments for
Gain, Phase and Offset
• 1.5 - 2 V_PP Differential Input Voltage,
Programmable
• LVDS-Compatible Outputs, 1 or 2 Bus Options
• Total Power Dissipation: 2.2 W
• On-Chip Analog Buffer
• 100-Pin Ceramic Nonconductive Tie-Bar
Package
• Military Temperature Range
(–55°C to 125°C T_case)
• Processed Per Internal QML Class V
Assembly/Test Flow
• QML Class V Qualified, SMD 5962-09240
APPLICATIONS
• Test and Measurement Instrumentation
• Ultra-Wide Band Software-Defined Radio
• Data Acquisition
• Power Amplifier Linearization
• Signal Intelligence and Jamming
• Radar
DESCRIPTION
The ADS5400 is a 12-bit, 1-GSPS analog-to-digital converter (ADC) that operates from both a 5-V supply and
3.3-V supply, while providing LVDS-compatible digital outputs. The analog input buffer isolates the internal
switching of the track and hold from disturbing the signal source. The simple 3-stage pipeline provides extremely
low latency for time critical applications. Designed for the conversion of signals up to 2 GHz of input frequency at
1 GSPS, the ADS5400 has outstanding low noise performance and spurious-free dynamic range over a large
input frequency range.
The ADS5400 is available in a 100-Pin Ceramic Nonconductive Tie-Bar Package. The combination of the
ceramic package and moderate power consumption of the ADS5400 allows for operation without an external
heatsink. The ADS5400 is built on Texas Instrument's complementary bipolar process (BiCom3) and is specified
over the full military temperature range (–55°C to 125°C T_case).
BLOCK DIAGRAM
CLKINP
CLKINN
ADS5400
CLOCK
DIVIDE
RESETP (SYNCINP)
RESETN (SYNCINN)
INP
INN
VCM
VREF
SCLK
SDIO
SDO
SDENB
ENEXTREF
ENPWD
ENA1BUS
BUFFER
REFERENCE
CONTROL
12
12-bit ADC
(3 stage pipeline)
12
BUS A
GAIN ADJUST
PHASE ADJUST
OFFSET ADJUST
TEMP SENSOR
OVER RANGE
DETECTOR,
SYNC and
DEMUX
12
BUS B
CLKOUTAP
CLKOUTAN
OUTA [0-11]P
OUTA [ 0-11 ]N
OVRAP (SYNCOUTAP )
OVRAN (SYNCOUTAN)
CLKOUTBP
CLKOUTBN
OUTB[ 0-11 ]P
OUTB[0-11]N
OVRBP (SYNCOUTBP)
OVRBN (SYNCOUTBN)
1
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of the Texas
Instruments standard warranty. Production processing does not
necessarily include testing of all parameters.
Copyright © 2010–2012, Texas Instruments Incorporated