AM1806_1005 Datasheet, PDF (73/241 Pages) Texas Instruments – AM1806 ARM Microprocessor

AM1806
www.ti.com
SPRS658B – FEBRUARY 2010 – REVISED MAY 2010
Table 6-4. Allowed PLL Operating Conditions (PLL0 and PLL1)
NO.
PARAMETER
1 PLLRST: Assertion time during initialization
Default
Value
N/A
MIN
1000
MAX
N/A
UNIT
ns
Lock time: The time that the application has to
2
wait for the PLL to acquire lock before setting
PLLEN, after changing PREDIV, PLLM, or
N/A
OSCIN
3 PREDIV: Pre-divider value
/1
4 PLLREF: PLL input frequency
5 PLLM: PLL multiplier values
x20
6 PLLOUT: PLL output frequency
N/A
7 POSTDIV: Post-divider value
/1
Max PLL Lock Time = ^{2000 N}
m
N/A
where N = Pre-Divider Ratio
OSCIN
cycles
M = PLL Multiplier
(1)
/1
/32
ns
12
50
MHz
x4
x32
400
600 ⁽¹⁾
MHz
/2 ⁽¹⁾
/32
ns
(1) PLL post divider / 2 must be used. The /4.5 clock path can be used to generate an EMIF clock from the undivided (i.e. 600 MHz) PLL
output clock.
6.6.2 Device Clock Generation
PLL0 is controlled by PLL Controller 0 and PLL1 is controlled by PLL Controller 1. PLLC0 and PLLC1
manage the clock ratios, alignment, and gating for the system clocks to the chip. The PLLCs are
responsible for controlling all modes of the PLL through software, in terms of pre-division of the clock
inputs (PLLC0 only), multiply factors within the PLLs, and post-division for each of the chip-level clocks
from the PLLs outputs. PLLC0 also controls reset propagation through the chip, clock alignment, and test
points.
PLLC0 provides clocks for the majority of the system but PLLC1 provides clocks to the mDDR/DDR2
Controller and the ASYNC3 clock domain to provide frequency scaling immunity to a defined set or
peripherals. The ASYNC3 clock domain can either derive its clock from PLL1_SYSCLK2 (for frequency
scaling immunity from PLL0) or from PLL0_SYSCLK2 (for synchronous timing with PLL0) depending on
the application requirements. In addition, some peripherals have specific clock options independent of the
ASYNC clock domain.
6.6.3 Dynamic Voltage and Frequency Scaling (DVFS)
The processor supports multiple operating points by scaling voltage and frequency to minimize power
consumption for a given level of processor performance.
Frequency scaling is achieved by modifying the setting of the PLL controllers’ multipliers, post-dividers
(POSTDIV), and system clock dividers (SYSCLKn). Modification of the POSTDIV and SYSCLK values
does not require relocking the PLL and provides lower latency to switch between operating points, but at
the expense of the frequencies being limited by the integer divide values (only the divide values are
altered the PLL multiplier is left unmodified). Non integer divide frequency values can be achieved by
changing both the multiplier and the divide values, but when the PLL multiplier is changed the PLL must
relock, incurring additional latency to change between operating points. Detailed information on modifying
the PLL Controller settings can be found in SPRUGU4 - AM1806 ARM Microprocessor System Reference
Guide .
Voltage scaling is enabled from outside the device by controlling an external voltage regulator. The
processor may communicate with the regulator using GPIOs, I2C or some other interface. When switching
between voltage-frequency operating points, the voltage must always support the desired frequency.
When moving from a high-performance operating point to a lower performance operating point, the
frequency should be lowered first followed by the voltage. When moving from a low-performance operating
point to a higher performance operating point, the voltage should be raised first followed by the frequency.
Voltage operating points refer to the CVdd voltage at that point. Other static supplies must be maintained
at their nominal voltages at all operating points.
Copyright © 2010, Texas Instruments Incorporated
Peripheral Information and Electrical Specifications
73
Submit Documentation Feedback
Product Folder Link(s): AM1806