AM1806_1005 Datasheet, PDF (156/241 Pages) Texas Instruments – AM1806 ARM Microprocessor

AM1806
SPRS658B – FEBRUARY 2010 – REVISED MAY 2010
www.ti.com
Table 6-73. Additional ⁽¹⁾ SPI1 Master Timings, 5-Pin Option ^{(2) (3)} (continued)
NO.
PARAMETER
23 t_{d(ENA_SPC)M}
Delay from assertion of SPI1_ENA low to first SPI1_CLK
edge. ⁽¹⁰⁾
Polarity = 0, Phase = 0,
to SPI1_CLK rising
Polarity = 0, Phase = 1,
to SPI1_CLK rising
Polarity = 1, Phase = 0,
to SPI1_CLK falling
Polarity = 1, Phase = 1,
to SPI1_CLK falling
1.3V, 1.2V
MIN
MAX
3P+5
1.1V
MIN
MAX
3P+5
0.5M+3P+5
0.5M+3P+5
3P+5
3P+5
0.5M+3P+5
0.5M+3P+5
(10) If SPI1_ENA was initially deasserted high and SPI1_CLK is delayed.
1.0V
MIN
MAX
3P+6
UNIT
0.5M+3P+6
ns
3P+6
0.5M+3P+6
Table 6-74. Additional⁽¹⁾ SPI1 Slave Timings, 4-Pin Enable Option^{(2) (3)}
NO.
PARAMETER
1.3V, 1.2V
MIN
MAX
1.1V
MIN
MAX
1.0V
MIN
MAX
UNIT
Polarity = 0, Phase = 0,
from SPI1_CLK falling
1.5P-3
2.5P+15
1.5P-10
2.5P+17
1.5P-12
2.5P+19
Delay from final
Polarity = 0, Phase = 1,
from SPI1_CLK falling
–0.5M+1.5P-3 –0.5M+2.5P+15 –0.5M+1.5P-10 –0.5M+2.5P+17 –0.5M+1.5P-12 –0.5M+2.5P+19
24
t_{d(SPC_ENAH)S} SPI1_CLK edge to slave
deasserting SPI1_ENA.
Polarity = 1, Phase = 0,
from SPI1_CLK rising
1.5P-3
2.5P+15
1.5P-10
2.5P+17
1.5P-12
ns
2.5P+19
Polarity = 1, Phase = 1,
from SPI1_CLK rising
–0.5M+1.5P-3 –0.5M+2.5P+15 –0.5M+1.5P-10 –0.5M+2.5P+17 –0.5M+1.5P-12 –0.5M+2.5P+19
(1) These parameters are in addition to the general timings for SPI slave modes ( Table 6-70 ).
(2) P = SYSCLK2 period; M = t_c(SPC)M (SPI master bit clock period)
(3) Figure shows only Polarity = 0, Phase = 0 as an example. Table gives parameters for all four slave clocking modes.
Table 6-75. Additional⁽¹⁾ SPI1 Slave Timings, 4-Pin Chip Select Option^{(2) (3)}
NO.
PARAMETER
1.3V, 1.2V
MIN
MAX
25 t_{d(SCSL_SPC)S}
Required delay from SPI1_SCS asserted at slave to first SPI1_CLK edge at slave.
P+1.5
(1) These parameters are in addition to the general timings for SPI slave modes ( Table 6-70 ).
(2) P = SYSCLK2 period; M = t_c(SPC)M (SPI master bit clock period)
(3) Figure shows only Polarity = 0, Phase = 0 as an example. Table gives parameters for all four slave clocking modes.
1.1V
MIN
MAX
P+1.5
1.0V
MIN
MAX
P+1.5
UNIT
ns
156 Peripheral Information and Electrical Specifications
Submit Documentation Feedback
Product Folder Link(s): AM1806
Copyright © 2010, Texas Instruments Incorporated