TL16C2752 Datasheet, PDF (22/25 Pages) Texas Instruments – 1.8-V to 5-V DUAL UART WITH 64-BYTE FIFOS

TL16C2752
SLWS188 – JUNE 2006
www.ti.com
Address
A2 - A0
000
001
010
000
001
000
000
001
010
100
101
110
111
Table 2. Internal Registers Description (continued)
Reg
NAME
DLL
DLM
AFR
DREV
DVID
TRG
FC
FCTR
EFR
XON1
XON2
XOFF1
XOFF2
Read/
Write
RD/WR
RD/WR
RD/WR
RD
RD
WR
RD
RD/WR
RD/WR
RD/WR
RD/WR
RD/WR
RD/WR
Comments
LCR[7] = 1 LCR
≠ 0xBF
LCR[7] = 1 LCR
≠ 0xBF DLL =
0x00 DLM =
0x00
LCR = 0xBF
Bit 7
Bit 7
Bit 7
Rsvd
Bit 7
0
Bit 7
Bit 7
RX/TX Mode
Auto CTS
Enable
Bit 7
Bit 7
Bit 7
Bit 7
Bit 6
Bit 5
Bit 4
Baud Rate Generator Divisor
Bit 6
Bit 5
Bit 4
Bit 6
Bit 5
Bit 4
Rsvd
Rsvd
Rsvd
Bit 6
0
Bit 5
0
Bit 4
0
Bit 3
Bit 3
Bit 3
Rsvd
Bit 3
1
Bit 2
Bit 1
Bit 0
Bit 2
Bit 2
RXRDY#
Select
Bit 2
0
Bit 1
Bit 1
Baudout#
Select
Bit 1
1
Bit 0
Bit 0
Concurrent
Write
Bit 0
0
Enhanced Registers
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
SCPAD Swap Trig Table Bit Trig Table Bit
1
0
Auto RS485
Direction
Control
RX IR Input
Inv.
Auto RTS
Hyst Bit 1
Auto RTS
Hyst Bit 0
Auto RTS
Enable
Special Char
Select
Enable
IER[7:4],
ISR[5:4],
FCT[5:4],
MCR[7:5]
Software Flow Software Flow Software Flow Software Flow
Cntl Bit 3
Cntl Bit 2
Cntl Bit 1
Cntl Bit 0
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
22
Submit Documentation Feedback