TL16C2752 Datasheet, PDF (20/25 Pages) Texas Instruments – 1.8-V to 5-V DUAL UART WITH 64-BYTE FIFOS

TL16C2752
SLWS188 – JUNE 2006
A0 −A23
CPU
RSI/ABT
AD0 − AD15
PHI1 PHI2
PHI1 PHI2
TCU
APPLICATION INFORMATION
www.ti.com
Address
Decoder
TL16C2752
11
XTAL1
Alternate
Crystal Control
10, 14, 15
A0 −A2
16
CHSEL
18
CS
13
XTAL2
(Optional)
33 pF
33 pF
37, 27
DTRA, B
20
36, 23
RTSA, B
1
21 _RESET
D0 −D7
2−9
Buffer
(Optional)
D0 −D7
43, 31
RIA, B
42, 30
CDA, B
8
41, 29
DSRA, B
6
40, 28
CTSA, B
5
RSTO
RD
WR
24 _IOR
38, 26
20
TXA, B
2
IOW
39, 25
RXA, B
3
34, 17
INTA, B
GND
(V_SS)
12, 22 33, 44
V_CC
A. Pin numbers shown are for 44-pin PLCC FN package.
Figure 19. Typical TL16C2752 Connection
7
1
EIA-232-D
Connector
PRINCIPLES OF OPERATION
UART Internal Registers
Each of the UART channel in the 2752 has its own set of configuration registers selected by address lines A0,
A1, and A2 with CS# and CHSEL selecting the channel. The complete register set is shown in Table 1 and
Table 2.
20
Submit Documentation Feedback