R01AN1504EJ0100 Datasheet, PDF (4/50 Pages) Renesas Technology Corp – Using the DTC to Perform Continuous Clock

RL78/G14
Using the DTC to Perform Continuous Clock
Synchronous Serial Communication
2. Operation Confirmation Conditions
The sample code accompanying this application note has been run and confirmed under the conditions below.
Table 2.1 Operation Confirmation Conditions
Item
MCU used
Operating frequencies
Operating voltage
Integrated development
environment
C compiler
RL78/G14 code library
Contents
RL78/G14 (R5F104PJA)
• High-speed on-chip oscillator clock (fHOCO): 32 MHz (typical)
• CPU/peripheral hardware clock (fCLK): 32 MHz
5.0 V (operation enabled from 2.9 to 5.5 V)
LVD operation (VLVI): 2.81 V at the rising edge or 2.75 V at the falling edge
in reset mode
Renesas Electronics Corporation
CubeSuite+ V1.03.00
Renesas Electronics Corporation
CA78K0R V1.60
Renesas Electronics Corporation
CodeGenerator for RL78/G14 V1.01.03.06
R01AN1504EJ0100 Rev. 1.00
Feb. 14, 2014
Page 4 of 47