HYB18T512400B2C Datasheet, PDF (32/69 Pages) Qimonda AG – 512-Mbit Double-Data-Rate-Two SDRAM

Internet Data Sheet
HY[B/I]18T512[40/80/16]0B2[C/F](L)
512-Mbit Double-Data-Rate-Two SDRAM
TABLE 28
Differential DC and AC Input and Output Logic Levels
Symbol Parameter
Min.
Max.
Unit Note
V_IN(dc)
DC input signal voltage
–0.3
V_DDQ + 0.3
—
1)
V_ID(dc)
DC differential input voltage
0.25
V_DDQ + 0.6
—
2)
V_ID(ac)
AC differential input voltage
0.5
V_DDQ + 0.6
V
3)
V_IX(ac)
AC differential cross point input voltage 0.5 × V_DDQ – 0.175
0.5 × V_DDQ + 0.175
V
4)
V_OX(ac)
AC differential cross point output voltage 0.5 × V_DDQ – 0.125
0.5 × V_DDQ + 0.125
V
5)
1) V_IN(dc) specifies the allowable DC execution of each input of differential pair such as CK, CK, DQS, DQS etc.
2) V_ID(dc) specifies the input differential voltage V_TR– V_CP required for switching. The minimum value is equal to V_IH(dc) – V_IL(dc).
3) V_ID(ac) specifies the input differential voltage V_TR – V_CP required for switching. The minimum value is equal to V_IH(ac) – V_IL(ac).
4) The value of V_IX(ac) is expected to equal 0.5 × V_DDQ of the transmitting device and V_IX(ac) is expected to track variations in V_DDQ. V_IX(ac)
indicates the voltage at which differential input signals must cross.
5) The value of V_OX(ac) is expected to equal 0.5 × V_DDQ of the transmitting device and V_OX(ac) is expected to track variations in V_DDQ. V_OX(ac)
indicates the voltage at which differential input signals must cross.
FIGURE 5
Differential DC and AC Input and Output Logic Levels Diagram
975
9,'
&URVVLQJ3RLQW
9'' 4 
9&3 
9,;RU9 2;
9664
Rev. 1.12, 2007-05
32
10062006-YPTZ-CDR7