English
Language : 

NT3H2211W0FHKH Datasheet, PDF (50/77 Pages) NXP Semiconductors – NTAG I2C plus, NFC Forum Type 2 Tag compliant IC with I2C interface
NXP Semiconductors
NT3H2111/NT3H2211
NFC Forum Type 2 Tag compliant IC with I2C interface
10.7 PWD_AUTH
A protected memory area can be accessed only after a successful password verification
using the PWD_AUTH command. The AUTH0 configuration byte defines the start of the
protected area. It specifies the first page that the password mechanism protects. The level
of protection can be configured using the NFC_PROT bit either for write protection or
read/write protection. The PWD_AUTH command takes the password as parameter and,
if successful, returns the password authentication acknowledge, PACK. By setting the
AUTHLIM configuration bits to a value larger than 000b, the number of unsuccessful
password verifications can be limited. Each unsuccessful authentication is then counted.
After reaching the limit (2AUTHLIM) of unsuccessful attempts, the memory write access or
the memory access at all (specified in NFC_PROT) to the protected area, is no longer
possible. The PWD_AUTH command is shown in Figure 23 and Table 25.
Table 26 shows the required timing.
NFC device
NTAG ,,ACK''
Cmd
NTAG ,,NAK''
Pwd
623 μs
CRC
TACK
TNAK
PACK
CRC
368 μs
NAK
57 μs
Time out
Fig 23. PWD_AUTH command
TTimeOut
aaa-021658
Table 25.
Name
Cmd
Pwd
CRC
PACK
NAK
PWD_AUTH command
Code
Description
1Bh
password authentication
-
password
-
CRC according to Ref. 2
-
password authentication acknowledge
see Table 17 see Section 10.3
Length
1 byte
4 bytes
2 bytes
2 bytes
4-bit
Table 26. PWD_AUTH timing
These times exclude the end of communication of the NFC device.
PWD_AUTH
TACK/NAK min
n=9[1]
TACK/NAK max
TTimeOut
[1] Refer to Section 10.2 “Timing”.
TTimeOut
5 ms
Remark: It is strongly recommended to change - and diversify for each tag - the password
and PACK from its delivery state at tag issuing.
NT3H2111/NT3H2211
Product data sheet
COMPANY PUBLIC
All information provided in this document is subject to legal disclaimers.
Rev. 3.0 — 3 February 2016
359930
© NXP Semiconductors N.V. 2016. All rights reserved.
50 of 77