English
Language : 

TDA8023 Datasheet, PDF (5/32 Pages) NXP Semiconductors – Low power IC card interface
NXP Semiconductors
TDA8023
Low power IC card interface
7.2 Pin description
Table 3.
Symbol
VUP
INT
SDWN
VDDI
SDA
SCL
SAD0
SPRES
CLKIN
GND
I/OUC
C8
C4
I/O
GNDC
CLK
VCC
RST
PRES
PORADJ
CDEL
VDD
SAM
GNDP
SBM
VDDP
SBP
SAP
Pin description
Pin
Type[1]
1
O
2
O
3
I
4
S
5
I/O
6
I
7
I
8
I
9
I
10
S
11
I/O[3]
12
I/O[4]
13
I/O[4]
14
I/O[4]
15
S
16
O
17
S
18
O
19
I
20
I
21
C
22
S
23
C
24
S
25
C
26
S
27
C
28
C
Description
output of the DC-to-DC converter
Negative-channel Metal Oxide Semiconductor (NMOS) interrupt
to the host (active LOW and open-drain) (see fault detection in
Section 8.7 “Protection”)
shutdown and reset input
interface positive supply voltage
serial data line to/from the I2C-bus master (open-drain)
serial clock line from the I2C-bus master
I2C-bus address selection
select PRES mode[2]
external clock input
ground connection
data in/out from/to microcontroller
auxiliary input/output to/from the card (contact C8)
auxiliary input/output to/from the card (contact C4)
data input/output to/from (contact C7 of) the card
ground connection for the card (contact C5)
clock output to (contact C3 of) the card
supply voltage for the card (contact C1)
reset output to (contact C2 of) the card
card presence input with a 10 ms built-in debouncing system[2]
input for changing the power-on reset threshold with an external
resistor bridge.
In case no external resistor bridge is used, it is mandatory to
connect this pin to GND to avoid possible perturbations.
delay capacitor connection for the voltage supervisor (1 ms per
2 nF)
power supply
connection for the DC-to-DC converter
ground connection for the DC-to-DC converter
connection for the DC-to-DC converter
positive supply for the DC-to-DC converter
connection for the DC-to-DC converter
connection for the DC-to-DC converter
[1] I = input, O = output, S = supply, C = configuration.
[2] PRES is active-HIGH when SPRES = LOW and PRES is active-LOW when SPRES = HIGH.
[3] With integrated pull-up to VDD(INTF).
[4] With integrated pull-up to VCC.
TDA8023_1
Product data sheet
Rev. 01 — 16 July 2007
© NXP B.V. 2007. All rights reserved.
5 of 32