NS486SXF Datasheet, PDF (4/44 Pages) National Semiconductor (TI) – NS486TMSXF Optimized 32-Bit 486-Class Controller with On-Chip Peripherals for Embedded Systems

TABLE 2-1
TABLE 2-2
TABLE 2-3
TABLE 2-4
TABLE 2-5
TABLE 2-6
TABLE 2-7
TABLE 2-8
TABLE 2-9
TABLE 2-10
TABLE 2-11
TABLE 2-12
TABLE 2-13
TABLE 2-14
TABLE 2-15
TABLE 2-16
TABLE 2-17
TABLE 2-18
TABLE 3-1
TABLE 3-2
TABLE 3-3
TABLE 3-4
TABLE 3-5
TABLE 3-6
TABLE 3-7
TABLE 3-8
TABLE 3-9
TABLE 3-10
TABLE 3-11
TABLE 3-12
TABLE 3-13
TABLE 3-14
TABLE 3-15
TABLE 3-16
TABLE 3-17
TABLE 3-18
List of Tables
Bus Interface Unit Pins
DMA Control Pins
DRAM Control Pins
Power Pins
Reset Logic Pins
Auxiliary Processor Interface Pins
Test Pins
Interrupt Control Pins
Real Time Clock Pins
LCD Interface Pins
Oscillator Pins
HP-SIR UART Pins
PCMCIA pins
IEEE-1284 Port (ECP Mode)
Timer Pins
3-Wire Serial I O Pins
General Purpose Chip Select Pins
Summary of Reconfigurable I O Pins
V_DD Rise and Fall Times
V_DD Rampdown vs PWRGOOD
4 Cycle Page Miss Preliminary Specifications
3 Cycle Miss Preliminary Specifications
No Command Delay ISA-like Bus Specifications
One Programmed Command Delay ISA-like Bus Specifications
Ready Signal Timing Specifications
TTL Clock Input Specification
DMA Controller Specifications
PIC Timing Specifications
Parallel Port Compatibility Mode Handshake Timing Values
Parallel Port IEEE 1284 Mode Handshake Timing Values
PCMCIA Memory Read Timing Specifications
Memory Write Timing
PCMCIA I O Read Specifications
PCMCIA I O Write Specifications
Access Bus Timing Specifications
LCD Controller Timing Specifications
http www national com
4