SM8211M Datasheet, PDF (12/22 Pages) Nippon Precision Circuits Inc – POCSAG Decoder For Pagers

SM8211M
Address/Flag Data Transmission (CPU to SM8211M)
After device reset initialization, the address and flag
data is transmitted from the CPU on TX-DATA in
225 cycles in sync with the falling edge of TX-CLK.
(See the description in “Switch-ON mode”).
to form 32-bit code words representing the address
information which is then stored in RAM. This
address information is then compared with the
received data to determine correct addressing.
The SM8211M supports six independent addresses
(identified as A, B, C, D, E and F). Using these, it is
possible to cover all kinds of group calls.
The address data for each of the six addresses com-
prises an 18-bit address plus two function bits used
to select one of four sub-addresses. Then, one MSB
bit (0 for address signals), ten BCH(31,21) format
generated check bits and an even-parity bit are added
If the number of addresses used is less than six, the
same address should be repeated as many times as
necessary to cancel the remaining addresses. Also,
each 18-bit address should be input MSB first.
The TX-CLK cycle and corresponding address data
bits are shown in table 4, and the function of each
flag is shown in tables 5 to 13.
Table 4. Address/flag transmit format
TX Data TX Data TX Data TX Data TX Data TX Data TX Data TX Data TX Data
clock bit clock bit clock bit clock bit clock bit clock bit clock bit clock bit clock bit
1 0 27 FL1 53 0 79 AB3 105 AC9 131 AD15 157 0 183 0 209 AF1
2 SS 28 FL0 54 0 80 AB2 106 AC8 132 AD14 158 0 184 0 210 AF0
3 S1 29 ER2 55 0 81 AB1 107 AC7 133 AD13 159 0 185 0 211 0
4 S0 30 ER1 56 0 82 AB0 108 AC6 134 AD12 160 0 186 0 212 0
5 LBO 31 ER0 57 0 83 0 109 AC5 135 AD11 161 AE17 187 0 213 0
6 FF2 32 0 58 0 84 0 110 AC4 136 AD10 162 AE16 188 0 214 0
7 FF1 33 AA17 59 0 85 0 111 AC3 137 AD9 163 AE15 189 0 215 0
8 FF0 34 AA16 60 0 86 0 112 AC2 138 AD8 164 AE14 190 0 216 0
9 INV 35 AA15 61 0 87 0 113 AC1 139 AD7 165 AE13 191 0 217 0
10 BS2 36 AA14 62 0 88 0 114 AC0 140 AD6 166 AE12 192 0 218 0
11 0 37 AA13 63 0 89 0 115 0 141 AD5 167 AE11 193 AF17 219 0
12 0 38 AA12 64 0 90 0 116 0 142 AD4 168 AE10 194 AF16 220 0
13 0 39 AA11 65 AB17 91 0 117 0 143 AD3 169 AE9 195 AF15 221 0
14 PL5 40 AA10 66 AB16 92 0 118 0 144 AD2 170 AE8 196 AF14 222 0
15 PL4 41 AA9 67 AB15 93 0 119 0 145 AD1 171 AE7 197 AF13 223 0
16 PL3 42 AA8 68 AB14 94 0 120 0 146 AD0 172 AE6 198 AF12 224 0
17 PL2 43 AA7 69 AB13 95 0 121 0 147 0 173 AE5 199 AF11 225 0
18 PL1 44 AA6 70 AB12 96 0 122 0 148 0 174 AE4 200 AF10
19 PL0 45 AA5 71 AB11 97 AC17 123 0 149 0 175 AE3 201 AF9
20 RF5 46 AA4 72 AB10 98 AC16 124 0 150 0 176 AE2 202 AF8
21 RF4 47 AA3 73 AB9 99 AC15 125 0 151 0 177 AE1 203 AF7
22 RF3 48 AA2 74 AB8 100 AC14 126 0 152 0 178 AE0 204 AF6
23 RF2 49 AA1 75 AB7 101 AC13 127 0 153 0 179 0 205 AF5
24 RF1 50 AA0 76 AB6 102 AC12 128 0 154 0 180 0 206 AF4
25 RF0 51 0 77 AB5 103 AC11 129 AD17 155 0 181 0 207 AF3
26 FL2 52 0 78 AB4 104 AC10 130 AD16 156 0 182 0 208 AF2
NIPPON PRECISION CIRCUITS—12