|
MC9S12B128_05 Datasheet, PDF (72/132 Pages) Motorola, Inc – Covers also preliminary MC9S12B64 using MC9S12B128 die | |||
|
◁ |
Device User Guide â 9S12B128DGV1/D V01.13
Section 6 HCS12 Core Block Description
6.1 CPU12 Block Description
Consult the CPU12 Reference Manual for information on the CPU.
6.1.1 Device-specific information
When the CPU12 Reference Manual refers to cycles this is equivalent to Bus Clock periods. So 1 cycle is
equivalent to 1 Bus Clock period.
6.2 HCS12 Module Mapping Control (MMC) Block Description
Consult the MMC Block Guide for information on the HCS12 Module Mapping Control module.
6.2.1 Device-specific information
⢠INITEE
â Reset state: $01
â Bits EE11-EE15 are "Write once in Normal and Emulation modes and write anytime in Special
modes".
⢠PPAGE
â Reset state: $00
â Register is "Write anytime in all modes"
⢠For Memory Size Registers see Table 1-4.
6.3 HCS12 Multiplexed External Bus Interface (MEBI) Block
Description
Consult the MEBI Block Guide for information on HCS12 Multiplexed External Bus Interface module.
6.3.1 Device-specific information
⢠PUCR
â Reset state: $90
6.4 HCS12 Interrupt (INT) Block Description
Consult the INT Block Guide for information on the HCS12 Interrupt module.
72
|
▷ |