English
Language : 

MC9S12B128_05 Datasheet, PDF (26/132 Pages) Motorola, Inc – Covers also preliminary MC9S12B64 using MC9S12B128 die
Device User Guide — 9S12B128DGV1/D V01.13
Figure 1-1 MC9S12B128 Block Diagram
VDDR
VSSR
VREGEN
VDD1,2
VSS1,2
128K Byte Flash EEPROM
4K Byte RAM
1K Byte EEPROM
Voltage Regulator
ATD
AN0
AN1
AN2
AN3
AN4
AN5
AN6
AN7
PAD0
PAD1
PAD2
PAD3
PAD4
PAD5
PAD6
PAD7
AN08
AN09
AN10
AN11
AN12
AN13
AN14
AN15
VRH
VRL
VDDA
VSSA
BKGD
XFC
VDDPLL
VSSPLL
EXTAL
XTAL
RESET
PE0
PE1
PE2
PE3
PE4
PE5
PE6
PE7
TEST
Single-wire Background
Debug Module
CPU12
PLL
Clock and
Reset
Generation
Module
Periodic Interrupt
COP Watchdog
Clock Monitor
Breakpoints
XIRQ
IRQ
R/W
LSTRB
ECLK
MODA
MODB
NOACC/XCLKS
System
Integration
Module
(SIM)
Multiplexed Address/Data Bus
DDRA
PTA
DDRB
PTB
PPAGE
Input Capture
Output Compare
Timer
PWM
SCI0
SCI1
SPI0
PWM0
PWM1
PWM2
PWM3
PWM4
PWM5
PWM6
PWM7
MISO
MOSI
SCK
SS
PIX0
PIX1
PIX2
PIX3
PIX4
PIX5
ECS
IOC0
IOC1
IOC2
IOC3
IOC4
IOC5
IOC6
IOC7
KWP0
KWP1
KWP2
KWP3
KWP4
KWP5
KWP6
KWP7
RXD
TXD
RXD
TXD
Multiplexed
Wide Bus
CAN0
RxCAN
TxCAN
Multiplexed
Narrow Bus
Internal Logic 2.5V
VDD1,2
VSS1,2
I/O Driver 5V
VDDX
VSSX
PLL 2.5V
VDDPLL
VSSPLL
A/D Converter 5V &
Voltage Regulator Reference
VDDA
VSSA
Voltage Regulator 5V & I/O
VDDR
VSSR
IIC
SDA
SCL
Pin
Interrupt
Logic
KWJ0
KWJ1
KWJ6
KWJ7
KWH0
KWH1
KWH2
KWH3
KWH4
KWH5
KWH6
KWH7
VRH
VRL
VDDA
VSSA
PAD08
PAD09
PAD10
PAD11
PAD12
PAD13
PAD14
PAD15
PK0
PK1
PK2
PK3
PK4
PK5
PK7
XADDR14
XADDR15
XADDR16
XADDR17
XADDR18
XADDR19
ECS
PT0
PT1
PT2
PT3
PT4
PT5
PT6
PT7
PP0
PP1
PP2
PP3
PP4
PP5
PP6
PP7
PS0
PS1
PS2
PS3
PS4
PS5
PS6
PS7
PM0
PM1
PM2
PM3
PM4
PM5
PM6
PM7
PJ0
PJ1
PJ6
PJ7
PH0
PH1
PH2
PH3
PH4
PH5
PH6
PH7
26