PIC16F627A_05 Datasheet, PDF(33/180 Page) Microchip Technology – Flash-Based, 8-Bit CMOS Microcontrollers with nanoWatt Technology

English

English German Russian Spanish Italian Polish Chinese Japanese Korean French Portuguese	Language :

PIC16F627A_05 Datasheet, PDF (33/180 Pages) Microchip Technology – Flash-Based, 8-Bit CMOS Microcontrollers with nanoWatt Technology

◁

PIC16F627A/628A/648A

5.0 I/O PORTS

The PIC16F627A/628A/648A have two ports, PORTA

and PORTB. Some pins for these I/O ports are

multiplexed with alternate functions for the peripheral

features on the device. In general, when a peripheral is

enabled, that pin may not be used as a general

purpose I/O pin.

5.1 PORTA and TRISA Registers

PORTA is an 8-bit wide latch. RA4 is a Schmitt Trigger

input and an open drain output. Port RA4 is multiplexed

with the T0CKI clock input. RA5(1) is a Schmitt Trigger

input only and has no output drivers. All other RA port

pins have Schmitt Trigger input levels and full CMOS

output drivers. All pins have data direction bits (TRIS

registers) which can configure these pins as input or

output.

A â1â in the TRISA register puts the corresponding

output driver in a High-impedance mode. A â0â in the

TRISA register puts the contents of the output latch on

the selected pin(s).

Reading the PORTA register reads the status of the

pins whereas writing to it will write to the port latch. All

write operations are read-modify-write operations. So a

write to a port implies that the port pins are first read,

then this value is modified and written to the port data

latch.

The PORTA pins are multiplexed with comparator and

voltage reference functions. The operation of these

pins are selected by control bits in the CMCON

(Comparator Control register) register and the VRCON

(Voltage Reference Control register) register. When

selected as a comparator input, these pins will read

as â0âs.

Note 1: RA5 shares function with VPP. When VPP

voltage levels are applied to RA5, the

device will enter Programming mode.

2: On Reset, the TRISA register is set to all

inputs. The digital inputs (RA<3:0>) are

disabled and the comparator inputs are

forced to ground to reduce current

consumption.

3: TRISA<6:7> is overridden by oscillator

configuration. When PORTA<6:7> is

overridden, the data reads â0â and the

TRISA<6:7> bits are ignored.

TRISA controls the direction of the RA pins, even when

they are being used as comparator inputs. The user

must make sure to keep the pins configured as inputs

when using them as comparator inputs.

The RA2 pin will also function as the output for the

voltage reference. When in this mode, the VREF pin is a

very high-impedance output. The user must configure

TRISA<2> bit as an input and use high-impedance

loads.

In one of the comparator modes defined by the

CMCON register, pins RA3 and RA4 become outputs

of the comparators. The TRISA<4:3> bits must be

cleared to enable outputs to use this function.

EXAMPLE 5-1: INITIALIZING PORTA

CLRF

MOVLW

MOVWF

BCF

BSF

MOVLW

MOVWF

PORTA

;Initialize PORTA by

;setting

;output data latches

0x07

;Turn comparators off and

CMCON

;enable pins for I/O

;functions

STATUS, RP1

STATUS, RP0 ;Select Bank1

0x1F

;Value used to initialize

;data direction

TRISA

;Set RA<4:0> as inputs

;TRISA<5> always

;read as â1â.

;TRISA<7:6>

;depend on oscillator

;mode

FIGURE 5-1:

BLOCK DIAGRAM OF

RA0/AN0:RA1/AN1 PINS

Data

Bus

PORTA

TRISA

CK Q

Data Latch

CK Q

TRIS Latch

Analog

Input Mode

(CMCON Reg.)

VDD

I/O Pin

VSS

TRISA

Schmitt Trigger

Input Buffer

RD PORTA

To Comparator

DS40044D-page 31

▷