PIC18F66K22-I Datasheet, PDF (101/550 Pages) Microchip Technology – PIC18F87K22 Family Data Sheet

PIC18F87K22 FAMILY
TABLE 6-2: PIC18F87K22 FAMILY REGISTER FILE SUMMARY (CONTINUED)
Address File Name
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
F86h PORTG
—
—
RG5⁽¹⁾
RG4
RG3
RG2
RG1
RG0
F85h PORTF
RF7
RF6
RF5
RF4
RF3
RF2
RF1
—
F84h PORTE
RE7
RE6
RE5
RE4
RE3
RE2
RE1
RE0
F83h PORTD
RD7
RD6
RD5
RD4
RD3
RD2
RD1
RD0
F82h PORTC
RC7
RC6
RC5
RC4
RC3
RC2
RC1
RC0
F81h PORTB
RB7
RB6
RB5
RB4
RB3
RB2
RB1
RB0
F80h PORTA
RA7
RA6
RA5
RA4
RA3
RA2
RA1
RA0
F7Fh EECON1
EEPGD
CFGS
—
FREE
WRERR
WREN
WR
RD
F7Eh EECON2
EEPROM Control Register 2 (not a physical register)
F7Dh TMR5H
Timer5 Register High Byte
F7Ch TMR5L
Timer5 Register Low Byte
F7Bh T5CON
TMR5CS1 TMR5CS0 T5CKPS1 T5CKPS0 SOSCEN T5SYNC
RD16
TMR5ON
F7Ah T5GCON
TMR5GE T5GPOL
T5GTM
T5GSPM
T5GGO/
T5DONE
T5GVAL
T5GSS1
T5GSS0
F79h CCPR4H
Capture/Compare/PWM Register 4 High Byte
F78h CCPR4L
Capture/Compare/PWM Register 4 Low Byte
F77h CCP4CON
—
—
DC4B1
DC4B0
CCP4M3 CCP4M2 CCP4M1 CCP4M0
F76h CCPR5H
Capture/Compare/PWM Register 5 High Byte
F75h CCPR5L
Capture/Compare/PWM Register 5 Low Byte
F74h CCP5CON
—
—
DC5B1
DC5B0
CCP5M3 CCP5M2 CCP5M1 CCP5M0
F73h CCPR6H
Capture/Compare/PWM Register 6 High Byte
F72h CCPR6L
Capture/Compare/PWM Register 6 Low Byte
F71h CCP6CON
—
—
DC6B1
DC6B0
CCP6M3 CCP6M2 CCP6M1 CCP6M0
F70h CCPR7H
Capture/Compare/PWM Register 7 High Byte
F6Fh CCPR7L
Capture/Compare/PWM Register 7 Low Byte
F6Eh CCP7CON
—
—
DC7B1
DC7B0
CCP7M3 CCP7M2 CCP7M1 CCP7M0
F6Dh TMR4
Timer4 Register
F6Ch PR4
Timer4 Period Register
F6Bh T4CON
—
T4OUTPS3 T4OUTPS2 T4OUTPS1 T4OUTPS0 TMR4ON T4CKPS1 T4CKPS0
F6Ah
F69h
SSP2BUF
SSP2ADD
MSSP Receive Buffer/Transmit Register
MSSP Address Register in I²C™ Slave Mode. MSSP1 Baud Rate Reload Register in I²C Master Mode.
F68h SSP2STAT
SMP
CKE
D/A
P
S
R/W
UA
BF
F67h SSP2CON1
WCOL
SSPOV
SSPEN
CKP
SSPM3
SSPM2
SSPM1
SSPM0
F66h SSP2CON2
GCEN
ACKSTAT ACKDT
ACKEN
RCEN
PEN
RSEN
SEN
F65h BAUDCON1 ABDOVF
RCIDL
RXDTP
TXCKP
BRG16
—
WUE
ABDEN
F64h OSCCON2
—
SOSCRUN
—
—
SOSCGO
—
MFIOFS MFIOSEL
F63h EEADRH
EEPROM Address Register High Byte
F62h EEADR
EEPROM Address Register Low Byte
F61h EEDATA
EEPROM Data Register
F60h PIE6
—
—
—
EEIE
—
CMP3IE
CMP2IE
CMP1IE
F5Fh RTCCFG
RTCEN
—
RTCWREN RTCSYNC HALFSEC RTCOE RTCPTR1 RTCPTR0
F5Eh RTCCAL
CAL7
CAL6
CAL5
CAL4
CAL3
CAL2
CAL1
CAL0
F5Dh RTCVALH RTCC Value High Register Window Based on RTCPTR<1:0>
Note 1:
2:
3:
This bit is available when Master Clear is disabled (MCLRE = 0). When MCLRE is set, the bit is unimplemented.
Unimplemented on 64-pin devices (PIC18F6XK22), read as ‘0’.
Unimplemented on devices with a program memory of 32 Kbytes (PIC18FX5K22).
Value on
POR, BOR
--xx xxxx
xxxx xxx-
xxxx xxxx
xxxx xxxx
xxxx xxxx
xxxx xxxx
xxxx xxxx
xx-0 x000
---- ----
xxxx xxxx
xxxx xxxx
0000 0000
0000 0x00
xxxx xxxx
xxxx xxxx
--00 0000
xxxx xxxx
xxxx xxxx
--00 0000
xxxx xxxx
xxxx xxxx
--00 0000
xxxx xxxx
xxxx xxxx
--00 0000
xxxx xxxx
1111 1111
-111 1111
xxxx xxxx
0000 0000
0000 0000
0000 0000
0100 0000
0100 0-00
-0-- 0-x0
0000 0000
0000 0000
0000 0000
---0 -000
0-00 0000
0000 0000
xxxx xxxx
 2009-2011 Microchip Technology Inc.
DS39960D-page 101