English
Language : 

DG-IRMCK203 Datasheet, PDF (13/67 Pages) International Rectifier – Application Developer’s Guide
IRMCK203 Application Developer’s Guide
example, the values of Q-axis and D-axis command voltage, which have an actual range of –16,384 to 16,383, are
rescaled to the range 0 – 255 (so that 0 represents –16,384 and 255 represents 16, 383).
2.5 Sequencing Control
Sequencing control is provided in the IRMCK203 system to facilitate basic I/O sequencing. The signals shown in
Table 7 can be directed either by local discrete I/O pins or the host register interface. STOP is always activated by
either the host interface register or the local START/STOP input pin.
Signal
START
STOP
ESTOP
FAULT
FLTCLR
Start OK
Startup Fault
Retries
Max Retries
Overvoltage
Undervoltag
e
Overcurrent
Overspeed
Description
Start motor signal from host or external user interface.
Start motor signal from host or external user interface.
This signal, which is not shown in figure 1, stops the motor unconditionally
regardless of the state.
Indicates a pending FAULT condition. It is cleared upon FLTCLR assertion.
Clear pending FAULT.
Signal from startup control module that indicates a successful startup occurred
Indicates a failed startup attempt occurred
Running count of the number of retries attempted during the startup sequence.
User programmable register setting indicating the maximum number of retries.
The maximum value of retries can be 16. Retry is disabled when this value is 0.
Fault conditions.
Table 7. Sequencing Control Signals
Internally, the IRMCK203 has three states: Stand-By or STOP state, RUN state, and FAULT state. Transitioning
to each state can be caused either by initiation of the I/O pins described above or internal drive conditions such as
overcurrent, overvoltage, etc. The state diagram is shown in Figure 5.
POWER-UP
FLTCLR
FAULT
StandBy
or
STOP
START
Overvoltage
Undervoltage
STOP
Start OK
Overcurrent
Overvoltage
Undervoltage
Overspeed
RUN
PARK/
STARTUP
Retries <
Max Retries
Startup
Fault
RETRY
Retries >=
Max Retries
Figure 5. State Diagram and Sequencing
This document is the property of International Rectifier and may not be copied or distributed without expressed consent.
13