English
Language : 

80960CA-25 Datasheet, PDF (22/62 Pages) Intel Corporation – SPECIAL ENVIRONMENT 80960CA-25, -16 32-BIT HIGH-PERFORMANCE EMBEDDED PROCESSOR
SPECIAL ENVIRONMENT 80960CA-25 -16
4 0 ELECTRICAL SPECIFICATIONS
4 1 Absolute Maximum Ratings
Storage Temperature
b65 C to a150 C
Case Temperature Under Bias b40 C to a110 C
Supply Voltage
with Respect to VSS
Voltage on Other Pins
with Respect to VSS
b0 5V to a6 5V
b0 5V to VCC a 0 5V
NOTICE This is a production data sheet The specifi-
cations are subject to change without notice
WARNING Stressing the device beyond the ‘‘Absolute
Maximum Ratings’’ may cause permanent damage
These are stress ratings only Operation beyond the
‘‘Operating Conditions’’ is not recommended and ex-
tended exposure beyond the ‘‘Operating Conditions’’
may affect device reliability
4 2 Operating Conditions
Table 11 Operating Conditons (80960CA-25 -16)
Symbol
VCC
fCLK2x
fCLK1x
TC
Supply Voltage
Parameter
Input Clock Frequency (2-x Mode)
Input Clock Frequency (1-x Mode)
Case Temperature Under Bias
80960CA-25
80960CA-16
80960CA-25
80960CA-16
80960CA-25
80960CA-16
PGA package
80960CA-25 -16
Min
4 50
4 50
0
0
8
8
b40
Max
5 50
5 50
50
32
25
16
a110
Units
V
V
MHz
MHz
MHz
MHz
C
Notes
(Note 1)
NOTES
1 When in the 1-x input clock mode CLKIN is an input to an internal phase-locked loop and must maintain a minimum
frequency of 8 MHz for proper processor operation However in the 1-x mode CLKIN may still be stopped when the
processor either is in a reset condition or is reset If CLKIN is stopped the specified RESET low time must be provided once
CLKIN restarts and has stabilized
2 Case temperatures are ‘‘instant on’’
4 3 Recommended Connections
Power and ground connections must be made to
multiple VCC and VSS (GND) pins Every 80960CA-
based circuit board should include power (VCC) and
ground (VSS) planes for power distribution Every
VCC pin must be connected to the power plane and
every VSS pin must be connected to the ground
plane Pins identified as ‘‘NC’’ must not be connect-
ed in the system
Liberal decoupling capacitance should be placed
near the 80960CA The processor can cause tran-
sient power surges when its numerous output buff-
ers transition particularly when connected to large
capacitive loads
Low inductance capacitors and interconnects are
recommended for best high frequency electrical per-
formance Inductance can be reduced by shortening
the board traces between the processor and decou-
pling capacitors as much as possible Capacitors
specifically designed for PGA packages will offer the
lowest possible inductance
For reliable operation always connect unused in-
puts to an appropriate signal level In particular any
unused interrupt (XINT NMI) or DMA (DREQ) input
should be connected to VCC through a pull-up resis-
tor as should BTERM if not used Pull-up resistors
should be in the in the range of 20 KX for each pin
tied high If READY or HOLD are not used the un-
used input should be connected to ground N C
pins must always remain unconnected Refer to
the i960 CA Microprocessor User’s Manual (Order
Number 270710) for more information
22