ICS9LPRS511EGLF Datasheet, PDF (3/19 Pages) Integrated Device Technology – Low Power Programmable Timing Control Hub™ for P4™ processor

Integrated
Circuit
Systems, Inc.
ICS9LPRS511
Advance Information
Pin Description (Continued)
Pin# Pin Name
33 _{PCIeC_LR5}
34 _{PCIeT_LR5}
35 _{PCIeC_LR6}
36 _{PCIeT_LR6}
37 GND
38 _{PCIeC_LR7}
39 _{PCIeT_LR7}
40 _{PCIeC_LR8}
41 _{PCIeT_LR8}
42 VDDA
43 GNDA
44 VDDI/O
45 _{CPUC_LR1}
46 _{CPUT_LR1}
47 VDDCPU
48 _{CPUC_LR0}
49 _{CPUT_LR0}
50 GND
51 SCLK
52 SDATA
53 VDDREF
54 X2
55 X1
56 GND
57 _{REF0_2x/FSLC}
58 GND
59 _{SATACLKC_LR}
60 _{SATACLKT_LR}
61 VDDSATA
62 VDD25Mhz
63 GND
64
25Mhz_0F_2x/Freerun*
Type
OUT
OUT
OUT
OUT
PWR
OUT
OUT
OUT
OUT
PWR
PWR
PWR
OUT
OUT
PWR
OUT
OUT
PWR
IN
I/O
PWR
OUT
IN
PWR
I/O
PWR
OUT
OUT
PWR
PWR
PWR
I/O
Pin Description
Complement clock of 0.75V differential push-pull PCI_Express pair with integrated
33ohm series resistor
True clock of 0.75V differential push-pull PCI_Express pair with integrated 33ohm
series resistor
Complement clock of 0.75V differential push-pull PCI_Express pair with integrated
33ohm series resistor
True clock of 0.75V differential push-pull PCI_Express pair with integrated 33ohm
series resistor
Ground pin.
Complement clock of 0.75V differential push-pull PCI_Express pair with integrated
33ohm series resistor
True clock of 0.75V differential push-pull PCI_Express pair with integrated 33ohm
series resistor
Complement clock of 0.75V differential push-pull PCI_Express pair with integrated
33ohm series resistor
True clock of 0.75V differential push-pull PCI_Express pair with integrated 33ohm
series resistor
3.3V power for the PLL core.
Ground pin for the PLL core.
Power supply for differential outputs
Complementary clock of differential pair 0.75V push-pull CPU outputs with integrated
33ohm series resistor.
True clock of differential pair 0.75V push-pull CPU outputs with integrated 33ohm
series resistor.
Supply for CPU clocks, 3.3V nominal
Complementary clock of differential pair 0.75V push-pull CPU outputs with integrated
33ohm series resistor.
True clock of differential pair 0.75V push-pull CPU outputs with integrated 33ohm
series resistor.
Ground pin.
Clock pin of SMBus circuitry, 5V tolerant.
Data pin for SMBus circuitry, 5V tolerant.
Ref, XTAL power supply, nominal 3.3V
Crystal output, Nominally 14.318MHz
Crystal input, Nominally 14.318MHz.
Ground pin.
2x strength 14.318 MHz reference clock./ 3.3V tolerant input for CPU frequency
selection. Refer to input electrical characteristics for Vil_FS and Vih_FS values.
Ground pin.
Complement clock of 0.75V push-pull differential SATA pair with integrated 33ohm
series resistor.
True clock of 0.75V push-pull differential SATA pair with integrated 33ohm series
resistor.
Supply for SATA clocks, 3.3V nominal
Power supply for 25MHz clocks, 3.3V nominal.
Ground pin.
2x strength 25MHz clock output, 3.3V (free running by default) / Latch input to select if
25Mhz_0 is freerunning or stoppable on power up default. Freerun = 1, 25Mhz_0 is
free running, Freerun = 0, 25Mhz_0 is stoppable.
1137—09/05/08
3