English
Language : 

90E36 Datasheet, PDF (21/79 Pages) Integrated Device Technology – Poly-Phase High-Performance Wide-Span Energy Metering IC
90E36
POLY-PHASE HIGH-PERFORMANCE WIDE-SPAN ENERGY METERING IC
3.7.2 IDLE MODE (I MODE)
In Idle mode, all functions are shut off.
The analog blocks' power supply is powered but circuits are set into
power-down mode, i.e, power supply applied but all current paths are
shut off. There is very low current since only very low device leakage
could exist in this mode.
The digital I/Os' supply is powered.
In I/O and analog interface, the input signals from digital core (which
is not powered) will be set to known state as described in Table-3. The
PM1 and PM0 pins which are controlled by external MCU are active and
can configure the 90E36 to other modes.
OSCI
OSCO
Power On Reset
Power Mode
Configuration
Current Detector
ADC-I1
ADC-I2
ADC-I3
ADC-IN
ADC-V1
ADC-V2
ADC-V3
Temperature Sensor
Reference Voltage
VDD18 Regulator
Crystal Oscillator
Energy Metering
(Forward/Reverse
Active/Reactive/CF Generator)
CF Out
Measure and Monitoring
Zero
DSP
(V/I/rms,SAG, Phase, Freq)
Crossing
Signal Analyzer
ADC Sample Capture, THD
Warn
Out
IRQ
Control Logic
SPI Interface
DMA
Disabled
Figure-8 Block Diagram in Idle Mode
Please note that since the digital I/O is not shut off, the I/O circuit is
active in the Idle mode. The application shall make sure that valid logic
levels are applied to the I/O.
Table-3 lists digital I/O and power pins’ states in Idle mode. It lists the
requirements for inputs and the output level for output. For bi-directional
pins, the direction is defined.
Table-3 Digital I/O and Power Pin States in Idle Mode
Name
Reset
I/O type
I
Type
LVTTL
CS
B
LVTTL
SCLK
B
LVTTL
SDO
B
LVTTL
SDI
PM1
PM0
OSCI
OSCO
B
LVTTL
I
LVTTL
I
O
OSC
Pin State in Idle Mode
Input level shall be VDD33.
I/O set in input mode.
Input level shall be VDD33 or VSS.
I/O set in input mode.
Input level shall be VDD33 or VSS.
I/O set in input mode.
Input level shall be VDD33 or VSS.
I/O set in input mode.
Input level shall be VDD33 or VSS.
As defined in Table-2
Oscillator powered down.
OSCO stays at fixed (low) level.
Function Description
21
December 9, 2011