English
Language : 

90E36 Datasheet, PDF (11/79 Pages) Integrated Device Technology – Poly-Phase High-Performance Wide-Span Energy Metering IC
90E36
Table-1 Pin Description (Continued)
Name
Pin No.
I/O
CF2
26
O
CF3
27
O
CF4
28
O
WarnOut
29
O
IRQ0
30
O
IRQ1
PM0
PM1
DMA_CTRL
CS
SCLK
SDO
SDI
TEST
NC
31
O
33
34
I
36
I
37
B
38
B
39
B
40
B
32
I
35, 45, 46
POLY-PHASE HIGH-PERFORMANCE WIDE-SPAN ENERGY METERING IC
Type
LVTTL
LVTTL
LVTTL
LVTTL
LVTTL
LVTTL
LVTTL
LVTTL
LVTTL
LVTTL
LVTTL
LVTTL
LVTTL
Description
CF2: (all-phase-sum total) Reactive/ Apparent Energy Pulse Output
The output of this pin is determined by the CF2varh bit (b7, MMode0) and the CF2ESV bit
(b8, MMode0).
CF3: (all-phase-sum total) Active Fundamental Energy Pulse Output
CF4: (all-phase-sum total) Active Harmonic Energy Pulse Output
WarnOut: Fatal Error Warning
This pin is asserted high when there is metering related parameter checksum error. Other-
wise this pin stays low. Refer to 6.2.2 IRQ and WarnOut Signal Generation.
IRQ0: Interrupt Output 0
This pin is asserted when one or more events in the SysStatus0 register (01H) occur. It is
deasserted when there is no bit set in the SysStatus0 register (01H).
In Detection mode, the IRQ0 is used to indicate the output of current detector. The IRQ0
state is cleared when entering or exiting Detection mode.
IRQ1: Interrupt Output 1
This pin is asserted when one or more events in the SysStatus1 register (02H) occur. It is
deasserted when there is no bit set in the SysStatus1 register (02H).
In Detection mode, the IRQ1 is used to indicate the output of current detector. The IRQ1
state is cleared when entering or exiting Detection mode.
PM1/0: Power Mode Configuration
These two pins define the power mode of 90E36. Refer to Table-2.
DMA_CTRL: DMA Enable
DMA is started when this pin is asserted.
DMA is stopped when this pin is deasserted. Refer to 4 SPI / DMA Interface.
CS: Chip Select (Active Low)
In SPI mode, this pin must be driven from high to low for each read/ write operation, and
maintain low for the entire operation.
In DMA mode, this pin is asserted during data transmission. Refer to 4 SPI / DMA Interface.
SCLK: Serial Clock
This pin is used as the clock for the SPI/DMA interface. Refer to 4 SPI / DMA Interface.
SDO: Serial Data Output
This pin is used as the data output for the SPI mode and input for the DMA mode. Refer to 4
SPI / DMA Interface.
SDI: Serial Data Input
This pin is used as the data input for the SPI mode and output for the DMA mode. Refer to 4
SPI / DMA Interface.
This pin should be always connected to DGND in system application.
NC: These pins should be left open.
Pin Description
11
December 9, 2011