English
Language : 

HD61830 Datasheet, PDF (12/43 Pages) Hitachi Semiconductor – LCDC (LCD Timing Controller)
HD61830/HD61830B
6. Set Display Start Low Order Address: (Execution time: 4 µs) Cause display start addresses to be
written in the display start address registers. The display start address indicates a RAM address at which the
data displayed at the top left end on the screen is stored. In the graphic mode, the start address is composed
of high/low order 16 bits. In the character display, it is composed of the lower 4 bits of high order address
(DB3–DB0) and 8 bits of low order address. The upper 4 bits of high order address are ignored.
Register
Instruction reg.
Display start address reg.
(low order byte)
R/W RS DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0
0
1
0
0
0
0
1
0
0
0
0
0
(Start low order address) binary
Set Display Start High Order Address
Register
Instruction reg.
Display start address reg.
(high order byte)
R/W RS DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0
0
1
0
0
0
0
1
0
0
1
0
0
(Start high order address) binary
7. Set Cursor Address (Low Order) (RAM Write Low Order Address): (Execution time: 4 µs) Cause
cursor addresses to be written in the cursor address counters. The cursor address indicates an address for
sending or receiving display data and character codes to or from the RAM.
That is, data at the address specified by the cursor address are read/written. In the character mode, the
cursor is displayed at the character specified by the cursor address.
A cursor address consists of the low-order address (8 bits) and the high-order address (8 bits). Satisfy the
following requirements setting the cursor address (Table 2).
The cursor address counter is a 16-bit up-counter with set and reset functions. When bit N changes from 1
to 0, bit N + 1 is incremented by 1. When setting the low order address, the LSB (bit 1) of the high order
address is incremented by 1 if the MSB (bit 8) of the low order address changes from 1 to 0. Therefore, set
both the low order address and the high order address as shown in the Table 2.
Register
Instruction reg.
Cursor address counter
(low order byte)
R/W RS DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0
0
1
0
0
0
0
1
0
1
0
0
0
(Cursor low order address) binary
12