English
Language : 

MC3410 Datasheet, PDF (42/75 Pages) NXP Semiconductors – 10-Bit high-speed multiplying D/A converter
MC3410 3-Axis Accelerometer
Datasheet
Addr Name
0x22 XOFFH
0x23 YOFFL
0x24 YOFFH
0x25 ZOFFL
0x26 ZOFFH
0x27 XGAIN
Description
X-Offset
MSB Register
Y-Offset
LSB Register
Y-Offset
MSB Register
Z-Offset
LSB Register
Z-Offset
MSB Register
X Gain Register
Bit 7
XGAIN[8]
Bit 6
Resv8
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
POR R/
Value W5
XOFF[13] XOFF[12] XOFF[11] XOFF[10] XOFF[9] XOFF[8] Per chip W
YOFF[7] YOFF[6] YOFF[5] YOFF[4] YOFF[3] YOFF[2] YOFF[1] YOFF[0] Per chip W
YGAIN[8] Resv8 YOFF[13] YOFF[12] YOFF[11] YOFF[10] YOFF[9] YOFF[8] Per chip W
ZOFF[7] ZOFF[6] ZOFF[5] ZOFF[4] ZOFF[3] ZOFF[2] ZOFF[1] ZOFF[0] Per chip W
ZGAIN[8] Resv8 ZOFF[13] ZOFF[12] ZOFF[11] ZOFF[10] ZOFF[9] ZOFF[8] Per chip W
XGAIN[7] XGAIN[6] XGAIN[5] XGAIN[4] XGAIN[3] XGAIN[2] XGAIN[1] XGAIN[0] Per chip W
0x28 YGAIN Y Gain Register YGAIN[7] YGAIN[6] YGAIN[5] YGAIN[4] YGAIN[3] YGAIN[2] YGAIN[1] YGAIN[0] Per chip W
0x29 ZGAIN Z Gain Register ZGAIN[7] ZGAIN[6] ZGAIN[5] ZGAIN[4] ZGAIN[3] ZGAIN[2] ZGAIN[1] ZGAIN[0] Per chip W
0x2A
0x2B
SHAKE
_TH
0x2C
UD_Z
_TH
0x2D
UD_X
_TH
0x2E
RL_Z
_TH
0x2F
RL_Y
_TH
0x30
FB_Z
_TH
0x31
DROP
_TH
0x32
TAP
_TH
0x33 to 0x3A
Shake
Threshold Register
Up/Down Z
Threshold Register
Up/Down X
Threshold Register
Right/Left Z
Threshold Register
Right/Left Y
Threshold Register
Front/Back Z
Threshold Register
Drop
Threshold Register
Tap
Threshold Register
SHAKE
_TH[7]
UD_Z
_TH[7]
UD_X
_TH[7]
RL_Z
_TH[7]
RL_Y
_TH[7]
FB_Z
_TH[7]
DROP
_TH[7]
TAP
_TH[7]
SHAKE
_TH[6]
UD_Z
_TH[6]
UD_X
_TH[6]
RL_Z
_TH[6]
RL_Y
_TH[6]
FB_Z
_TH[6]
DROP
_TH[6]
TAP
_TH[6]
SHAKE
_TH[5]
UD_Z
_TH[5]
UD_X
_TH[5]
RL_Z
_TH[5]
RL_Y
_TH[5]
FB_Z
_TH[5]
DROP
_TH[5]
TAP
_TH[5]
RESERVED6
SHAKE SHAKE
_TH[4] _TH[3]
UD_Z UD_Z
_TH[4] _TH[3]
UD_X UD_X
_TH[4] _TH[3]
RL_Z RL_Z
_TH[4] _TH[3]
RL_Y RL_Y
_TH[4] _TH[3]
FB_Z FB_Z
_TH[4] _TH[3]
DROP DROP
_TH[4] _TH[3]
TAP
TAP
_TH[4] _TH[3]
RESERVED6
SHAKE
_TH[2]
UD_Z
_TH[2]
UD_X
_TH[2]
RL_Z
_TH[2]
RL_Y
_TH[2]
FB_Z
_TH[2]
DROP
_TH[2]
TAP
_TH[2]
SHAKE
_TH[1]
UD_Z
_TH[1]
UD_X
_TH[1]
RL_Z
_TH[1]
RL_Y
_TH[1]
FB_Z
_TH[1]
DROP
_TH[1]
TAP
_TH[1]
SHAKE
_TH[0]
UD_Z
_TH[0]
UD_X
_TH[0]
RL_Z
_TH[0]
RL_Y
_TH[0]
FB_Z
_TH[0]
DROP
_TH[0]
TAP
_TH[0]
0x00 W
0x00 W
0x00 W
0x00 W
0x00 W
0x00 W
0x00 W
0x00 W
0x3B PCODE Product Code
1
0
1
1
1
0
0
0
0xB8 R
0x3C to 0x3F
RESERVED6
Table 23. Register Summary10
10 No registers are updated with new event status or samples while a I2C cycle is in process.
mCube Proprietary.
APS-048-0010v2.2
© 2014 mCube Inc. All rights reserved.
42 / 75