W78IRD2 Datasheet, PDF (16/76 Pages) Winbond – 8-BIT MICROCONTROLLER

W78IRD2
Watchdog Timer Reset Register
Bit:
7
6
5
4
3
2
1
0
WDTRST.7 WDTRST.6 WDTRST.5 WDTRST.4 WDTRST.3 WDTRST.2 WDTRST.1 WDTRST.0
Mnemonic: WDTRST Address: A6h
Interrupt Enable
Bit:
7
6
EA
EC
Mnemonic: IE
5
4
3
2
1
0
ET2
ES
ET1 EX1 ET0 EX0
Address: A8h
BIT NAME
FUNCTION
7
EA Global interrupt enable. Enable/disable all interrupts except for PFI.
6
EC Enable PCA interrupt.
5
ET2 Enable Timer 2 interrupt.
4
ES Enable Serial port interrupt.
3
ET1 Enable Timer 1 interrupt.
2
EX1 _{Enable external interrupt INT1.}
1
ET0 Enable Timer 0 interrupt.
0
EX0 Enable external interrupt _INT0 .
SLAVE ADDRESS
Bit:
7
6
5
4
3
2
1
0
Mnemonic: SADDR
Address: A9h
BIT NAME
FUNCTION
7~0
SADDR
The SADDR should be programmed to the given or broadcast address for serial port
to which the slave processor is designated.
Port 4.2 Low Address Comparator
Bit:
7
6
5
4
3
2
1
0
P42AL.7 P42AL.6 P42AL.5 P42AL.4 P42AL.3 P42AL.2 P42AL.1 P42AL.0
Mnemonic: P42AL
Address: Ach
- 16 -