English
Language : 

GMZAN3 Datasheet, PDF (17/53 Pages) List of Unclassifed Manufacturers – XGA ALALOG INTERFACE LCD MONITOR CONTROLLER
gmZAN3 Preliminary Data Sheet
Pin Name
PD1/ER1
PD0/ER0
Pin Name
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
VC0_LV
STI_TM1
STI_TM2
Pin Name
VCO_LV
STI_TM1
STI_TM2
Pin Name
RVDD_3.3
CRVSS
No I/O Description
7O
6O
Panel output data or Even Red 1 data bit. [Tri-state output, Programmable Drive]
Panel output data or Even Red 0 data bit. [Tri-state output, Programmable Drive]
Table 7. Reserved Pins for gmZAN3L
No I/O Description
69
O Do not connect
68
O Do not connect.
67
O Do not connect.
66
O Do not connect.
65
O Do not connect.
64
O Do not connect.
59
O Do not connect.
58
O Do not connect.
57
O Do not connect.
56
O Do not connect.
55
O Do not connect.
54
O Do not connect.
51
O Do not connect.
48
O Do not connect.
47
O Do not connect.
46
O Do not connect.
45
O Do not connect.
44
O Do not connect.
39
O Do not connect.
38
O Do not connect.
37
O Do not connect.
34
O Do not connect.
33
O Do not connect.
32
O Do not connect.
31
O Do not connect.
30
O Do not connect.
29
O Do not connect.
28
O Do not connect.
27
O Do not connect.
26
O Do not connect.
25
O Do not connect.
24
O Do not connect.
3
O For test purposes only. Do not connect
83
I
For test purposes only. Has internal 60KΩ pull-down register. Must be connected to GND
84
I
For test purposes only. Has internal 60KΩ pull-down register. Must be connected to GND
Table 8. Reserve Pins for gmZAN3T
No I/O Description
3
O For test purposes only. Do not connect
83 I-PD For test purposes only. Has internal 60KΩ pull-down resistor.
84 I-PD For test purposes only. Has internal 60KΩ pull-down resistor.
Table 9. I/O Power and Ground Pins for gmZAN3L
No I/O Description
22
P Connect to 3.3V digital supply.
41
P Must be bypassed with a 0.1µF capacitor to CRVSS (as close to the pin as possible).
61
P
75
P
112
P
21
G Connect to digital ground.
23
G
36
G
C0523-DAT-01G
17
Genesis Microchip Confidential
http://www.genesis-microchip.com
July 2003