English
Language : 

NRF9E5 Datasheet, PDF (82/104 Pages) List of Unclassifed Manufacturers – 433/868/915MHz RF Transceiver with Embedded 8051 Compatible Microcontroller and 4 Input, 10 Bit ADC
PRODUCT SPECIFICATION
nRF9 E5 Single Chip Transceiver with Embedded Microcontroller and ADC
Mode Sync/As
ync
0
Sync
1
Async
2
Async
3
Async
Baud Clock
Data Bits Start/ Stop
CPU_clk/4 or 8
CPU_clk/12
Timer 1 or Timer 8
2
CPU_clk/32 or 9
CPU_clk/64
Timer 1 or Timer 9
2
None
1 start,
1 stop
1 start,
1 stop
1 start,
1 stop
Table 70 Serial Port Modes.
9th Bit Function
None
None
0, 1, parity
0, 1, parity
The SFRs associated with the serial port are:
- SCON – SFR 0x98 – Serial port control (Table 71)
- SBUF – SFR 0x99 – Serial port buffer
Bit
SCON.7
SCON.6
SCON.5
SCON.4
SCON.3
SCON.2
SCON.1
Function
SM0 - Serial port mode bit 0.
SM1 - Serial port mode bit 1, decoded as:
SM0 SM1 Mode
0
00
0
11
1
02
1
13
SM2 - Multiprocessor communication enable. In modes 2 and 3, SM2 enables the
multiprocessor communication feature. If SM2 = 1 in mode 2 or 3, RI will not be
activated if the received 9th bit is 0. If SM2 = 1 in mode 1, RI will be activated only
if a valid stop is received. In mode 0, SM2 establishes the baud rate: when SM2 =
0, the baud rate is CPU_clk/12; when
SM2 = 1, the baud rate is CPU_clk/4.
REN - Receive enable. When REN = 1, reception is enabled.
TB8 - Defines the state of the 9th data bit transmitted in modes 2 and 3.
RB8 - In modes 2 and 3, RB8 indicates the state of the 9th bit received. In mode 1,
RB8 indicates the state of the received stop bit. In mode 0, RB8 is
not used.
TI - Transmit interrupt flag. Indicates that the transmit data word has been shifted
out. In mode 0, TI is set at the end of the 8th data bit. In all other modes, TI is set
when the stop bit is placed on the txd pin. TI must be cleared by the software.
Table 71 SCON Register – SFR 0x98.
18.9.1 Mode 0
Serial mode 0 provides synchronous, half-duplex serial communication. For Serial Port
0, both serial data input and output occur on rxd pin, and txd provides the shift clock
for both transmit and receive. The rxd and txd pins are alternate function bits of Port 0,
please also see Table 9 Port 0 (P0) functions for port and pin configuration. The lack of
open drain ports on nRF9E5 makes it a programmer responsibility to control the
direction of the rxd pin.
Main office: Nordic Semiconductor ASA - Vestre Rosten 81, N-7075 Tiller, Norway -Phone +4772898900 - Fax +4772898989
Revision: 1.1
Page 82 of 104
June 2004