English
Language : 

NRF9E5 Datasheet, PDF (73/104 Pages) List of Unclassifed Manufacturers – 433/868/915MHz RF Transceiver with Embedded 8051 Compatible Microcontroller and 4 Input, 10 Bit ADC
PRODUCT SPECIFICATION
nRF9 E5 Single Chip Transceiver with Embedded Microcontroller and ADC
18.7 SFR Registers Unique to nRF9E5
The table below lists the SFR registers that are unique to nRF9E5 (not part of standard
8051 register map) The registers P0, P1 and P2 (radio) use the addresses for the ports
P0, P1 and P2 in a standard 8051. Whereas the functionality of these ports is similar to
that of the corresponding ports in standard 8051, it is not identical.
Addr R/W #bit Init
SFR
hex
80*
R/W
8
FF
90* R/W 8(4) FF
94 R/W 8
FF
95 R/W 8
00
96 R/W 8(4) F4
97 R/W 8(4) 00
A0* R/W 8
08
A9 R/W 8
0
AA R/W 8
0
AB R/W 8
0
AC R/W 8
0
AD R/W 5
0
B1 R/W 2
02
B2 R/W 8
0
B3 R/W 2
0
B4 R/W 2
0
B5 R/W 8
1D
B6
W
3
0
B7
R
4
0
BF R/W 6
27
FE
R
8
00
Name
Function
P0
P1**
P0_DIR
P0_ALT
P1_DIR
P1_ALT
P2
PWMCON
PWMDUTY
REGX_MSB
REGX_LSB
REGX_CTRL
RSTREAS
SPI_DATA
SPI_CTRL
SPICLK
TICK_DV
CK_CTRL
TEST_MODE
CKLFCON
HWREV
Port 0, pins P07 to P00
Port 1, pins SPI_CSN, SPI_MISO, SPI_MOSI
and SPI_SCK
Direction of each GPIO bit of port 0
Select alternate functions for each pin of port 0
Direction for each GPIO bit of port 1
Select alternate functions for each pin of port 1
General purpose IO for interface to nRF905 radio,
for details see chapter 8.1
PWM control register
PWM duty cycle
High part of 16 bit register for interface to
Watchdog and RTC
Low part of 16 bit register for interface to
Watchdog and RTC
Control of interface to Watchdog and RTC.
Reset status and control
SPI data input/output
00 -> SPI not used 01 -> connect to P1
10 or 11 -> connect to RADIO
Divider from CPU clock to SPI clock
TICK Divider.
Clock control
Test mode register.
This register must always be 0 in normal mode.
Control generation of 4 kHz CKLF
Silicon stepping
Table 64 SFR registers unique to nRF9E5.
*
This bit addressable register differs in usage from “standard 8051
**
Only 4 lower bits are meaningful in P1 and corresponding P1_DIR and P1_ALT
Main office: Nordic Semiconductor ASA - Vestre Rosten 81, N-7075 Tiller, Norway -Phone +4772898900 - Fax +4772898989
Revision: 1.1
Page 73 of 104
June 2004