CMX989 Datasheet, PDF(14/31 Page) CML Microcircuits – CDPD MAC and Data Pump Processor

English

English German Russian Spanish Italian Polish Chinese Japanese Korean French Portuguese	Language :

CMX989 Datasheet, PDF (14/31 Pages) CML Microcircuits – CDPD MAC and Data Pump Processor

◁

CDPD MAC and Data Pump Processor

CMX989

IRQ Mask Register (Hex address $06)

These bits prevent interrupts from occurring as detailed below:

SYNCM

(Bit 7)

When this bit is set to â1â the SYNC interrupt will be gated out to the IRQN pin.

When this bit is set to â0â the SYNC interrupt will be inhibited. This bit has no effect

on the contents of the STATUS register.

DECM

(Bit 6)

When this bit is set to â1â the DEC interrupt will be gated out to the IRQN pin. When

this bit is set to â0â the DEC interrupt will be inhibited. This bit has no effect on the

contents of the STATUS register.

IDLEM

(Bit 5)

When this bit is set to â1â the IDLE interrupt will be gated out to the IRQN pin. When

this bit is set to â0â the IDLE interrupt will be inhibited. This bit has no effect on the

contents of the STATUS register.

TXM

(Bit 4)

When this bit is set to â1â the TX interrupt will be gated out to the IRQN pin. When

this bit is set to â0â the TX interrupt will be inhibited. This bit has no effect on the

contents of the STATUS register.

COLOURM

(Bit 3)

When this bit is set to â1â the COLOUR interrupt will be gated out to the IRQN pin.

When this bit is set to â0â the COLOUR interrupt will be inhibited. This bit has no

effect on the contents of the STATUS register.

ERRM

(Bit 2)

When this bit is set to â1â the ERR interrupt will be gated out to the IRQN pin. When

this bit is set to â0â the ERR interrupt will be inhibited. This bit has no effect on the

contents of the STATUS register.

RXM

(Bit 1)

When this bit is set to â1â the RX interrupt will be gated out to the IRQN pin. When

this bit is set to â0â the RX interrupt will be inhibited. This bit has no effect on the

contents of the STATUS register.

RXFRMM

(Bit 0)

When this bit is set to â1â the RXFRM interrupt will be gated out to the IRQN pin.

When this bit is set to â0â the RXFRM interrupt will be inhibited. This bit has no

effect on the contents of the STATUS register.

D/989/2

▷