English
Language : 

SAM4C_14 Datasheet, PDF (1193/1303 Pages) ATMEL Corporation – Atmel | SMART ARM-based Flash MCU
1: Set when USBFS_HSTPIPIER.NAKEDES = 1. This enables the Transmitted IN Data interrupt
(USBFS_HSTPIPIMR.NAKEDE).
• OVERFIE: Overflow Interrupt Enable
0: Cleared when USBFS_HSTPIPIDR.OVERFIEC = 1. This disables the Transmitted IN Data interrupt
(USBFS_HSTPIPIMR.OVERFIE).
1: Set when USBFS_HSTPIPIER.OVERFIES = 1. This enables the Transmitted IN Data interrupt
(USBFS_HSTPIPIMR.OVERFIE).
• RXSTALLDE: Received STALLed Interrupt Enable
0: Cleared when USBFS_HSTPIPIDR.RXSTALLDEC = 1. This disables the Transmitted IN Data interrupt
(USBFS_HSTPIPIMR.RXSTALLDE).
1: Set when USBFS_HSTPIPIER.RXSTALLDES = 1. This enables the Transmitted IN Data interrupt
(USBFS_HSTPIPIMR.RXSTALLDE).
• SHORTPACKETIE: Short Packet Interrupt Enable
0: Cleared when USBFS_HSTPIPIDR.SHORTPACKETEC = 1. This disables the Transmitted IN Data IT
(USBFS_HSTPIPIMR.SHORTPACKETE).
1: Set when USBFS_HSTPIPIER.SHORTPACKETIES = 1. This enables the Transmitted IN Data IT
(USBFS_HSTPIPIMR.SHORTPACKETIE).
If this bit is set for non-control OUT pipes, a short packet transmission is guaranteed upon ending a DMA transfer, thus sig-
naling an end of transfer, provided that the End of DMA Buffer Output Enable (USBFS_HSTDMACONTROL.END_B_EN)
and Automatic Switch (USBFS_HSTPIPCFG.AUTOSW) bits = 1.
• NBUSYBKE: Number of Busy Banks Interrupt Enable
0: Cleared when USBFS_HSTPIPIDR.NBUSYBKEC = 1. This disables the Transmitted IN Data interrupt
(USBFS_HSTPIPIMR.NBUSYBKE).
1: Set when USBFS_HSTPIPIER.NBUSYBKES = 1. This enables the Transmitted IN Data interrupt
(USBFS_HSTPIPIMR.NBUSYBKE).
• FIFOCON: FIFO Control
For OUT and SETUP pipes:
0: Cleared when USBFS_HSTPIPIDR.FIFOCONC = 1. This sends the FIFO data and switches the bank.
1: Set when the current bank is free, at the same time as USBFS_HSTPIPISR.TXOUTI or TXSTPI.
For an IN pipe:
0: Cleared when USBFS_HSTPIPIDR.FIFOCONC = 1. This frees the current bank and switches to the next bank.
1: Set when a new IN message is stored in the current bank, at the same time as USBFS_HSTPIPISR.RXINI.
• PDISHDMA: Pipe Interrupts Disable HDMA Request Enable
See the USBFS_DEVEPTIMR.EPDISHDMA bit description.
• PFREEZE: Pipe Freeze
0: Cleared when USBFS_HSTPIPIDR.PFREEZEC = 1. This enables the pipe request generation.
1: Set when one of the following conditions is met:
• USBFS_HSTPIPIER.PFREEZES = 1
• The pipe is not configured.
SAM4C Series [DATASHEET]
Atmel-11102E-ATARM-SAM4C32-SAM4C16-SAM4C8-Datasheet_06-Oct-14
1193