405GPR Datasheet, PDF (55/57 Pages) Applied Micro Circuits Corporation – Power PC 405GPr Embedded Processor

Revision 2.04 – September 7, 2007
Data Sheet
405GPr – Power PC 405GPr Embedded Processor
PPC405GPr New Mode Strapping Pin Assignments (Sheet 3 of 3)
Function
Option
Ball Strapping
PCI Asynchronous Mode
Enable
Y3
ExtAck
Synchronous PCI Mode
0
Asynchronous Mode
1
External Bus Synchronous
Mode Enable ³
A22
GPIO3[TS1O]
Asynchronous Mode
0
Synchronous Mode
1
PCI Arbiter Enable ³
AF18
GPIO4[TS2O]
Internal Arbiter Disabled
0
Internal Arbiter Enabled
1
New Mode Enable
In Legacy mode the
PPC405GPr functions like the
PPC405GP.
If not strapped, the PPC405GPr
defaults to Legacy mode.
Legacy (PPC405GP) mode
New (PPC405GPr) mode⁴
D20
GPIO24
0
1
Flip Circuit Disable
(must be strapped low (0)
during initilization).
Normal operation
AB3
GPIO9[TrcClk]
0
Note:
1. The tune bits adjust parameters that control PLL jitter. The recommended values minimize jitter for the PLL implemented in the
PPC405GPr. These bits are shown for information only; and do not require modification except in special clocking circumstances such as
spread spectrum clocking. For details on the use of Spread Spectrum Clock Generators (SSCGs) with the PPC405GPr, visit the technical
documents area of the AMCC PowerPC web site.
2. Not all combinations of dividers produce valid operating configurations. Frequencies must be within the limits specified in “Clocking
Specifications” on page 43. Further requirements are detailed in the Clocking chapter of the PowerPC 405GPr Embedded Processor
User’s Manual.
3. Additional consideration must be given to pins that normally function as Trace signals. Improved design margin can be gained by using
three-state buffers instead of strapping resistors, and minimizing trace lengths and stubs.
4. The pull-up initialization strapping resistor must be 1kΩ rather than 3kΩ in order to overcome the internal pull-down resistor.
Revision Log
Date
03/13/2003
08/28/2003
11/22/2004
12/02/2004
01/06/2005
08/29/2005
03/13/2007
09/07/2007
Contents of Modification
400MHz part numbers and new power/current numbers
Add new V_DD values for 400MHz parts.
Correct package drawings and add lead-free part numbers.
Add +105°C temperature specification.
Add 1 ms. voltage ramp-up restriction.
Update to AMCC format.
Correct typographical error in 27mm package drawing.
Add dashes back into PNs.
Revise package drawings to add logo view.
Update AMCC address and copyright date on last page.
Change TestEn signal from active low to active high.
Correct AMCC telephone numbers.
AMCC
55