English
Language : 

AK4636 Datasheet, PDF (97/105 Pages) Asahi Kasei Microsystems – 16-Bit Mono CODEC with ALC & MIC/SPK/Video-AMP
[AK4636]
■ Speaker-amp Output
FS3-0 bits
(Addr:05H,
D5,D2-0)
X,XXX
(1)
DACS bit
(Addr:02H, D3)
(2)
ALC2 Control 1 XXH
(Addr:06H)
(3)
0,010
14H
ALC2 Control 2
(Addr:08H)
OVOL7-0 bits
(Addr:0AH)
ALC2 Control 3
(Addr:07H)
XXH
(4)
XXH
(5)
XXH
(6)
28H
91H
C1H
Signal Select
XXH
0A
(Addr:03H)
(7)
Filter Co-ef
(Addr:1CH-1FH)
Filter Select
(Addr:11H, D5-4, D0 )
XX....X
XX, X
(8)
(9)
XX....X
X1, 1
ALC2 State
ALC2 Disable
ALC2 Enable
(13)
Example:
PLL Master Mode
Audio I/F Format: MSB justified
Sampling Frequency: 16kHz
SPKG bit = “1”
ALC2 : ON
ALC2 setting:Refer to Table 33
HPF : ON (fc=150Hz)
5 band EQ : OFF
(1) Addr:05H, Data:A2H
(2) Addr:02H, Data:20H
(3) Addr:06H, Data:14H
(4) Addr:08H, Data:28H
(5) Addr:0AH, Data:91H
(6) Addr:07H, Data:C1H
(7) Addr:03H, Data:0AH
ALC2 Disable
(8-1) Addr:1CH, Data:16H
(8-2) Addr:1DH, Data:1FH
(8-3) Addr:1EH, Data:2BH
PMPFIL bit
(Addr:00H, D7)
PMDAC bit
(Addr:00H, D2)
PMSPK bit
(Addr:00H, D4)
SPPSN bit
(Addr:02H, D7)
SPP pin
SPN pin
(14)
(10)
(11)
(12)
Hi-z
Normal Output
Hi-z
Hi-z
Hi-z
Normal Output
Hi-z
Hi-z
Figure 77. Speaker-Amp Output Sequence
(8-4) Addr:1FH, Data:1EH
(9) Addr:11H, Data:11H
(10) Addr:00H, Data:D4H
(11) Addr:02H, Data:A0H
Playback
(12) Addr:02H, Data:20H
(13) Addr:02H, Data:00H
(14) Addr:00H, Data:40H
<Example>
In case of fs=16kHz. Refer to the Table 37 for changing ALC2 parameter.
At first, clocks should be supplied according to “Clock Set Up” sequence.
(1) Set up a sampling frequency (FS3-0 bits). When the AK4636 is PLL mode, DAC and Speaker-Amp should be
powered-up in consideration of PLL lock time after a sampling frequency is changed.
(2) Set up the path of “DAC → SPK-Amp”: DACS bit = “0” → “1”
(3) Set up Timer Select for ALC2 (Addr: 06H)
(4) Set up REF value for ALC2 (Addr: 08H)
(5) Set up OVOL value, RGAIN1 and LMTH1 for ALC2 (Addr: 10H)
(6) Set up LMTH0, RGAIN0, LMAT1-0, ZELM and ALC2 bit (Addr: 07H)
(7) Set up the Programmable Filter Path and SPK-Amp Gain:
PFDAC bit = “1”, ADCPF bit = “0”, SPKG bit = “X”
(8) Set up Coefficient of the Programmable Filter (HPF/EQ) Addr: 1C ~ 1FH, 2CH ~ 2FH, 32H ~ 4FH
(9) Switch ON/OFF of the Programmable Filter
(10) Power-up of the DAC, SPK-Amp and Programmable Filter:
PMDAC bit = PMSPK bit = PMPFIL bit = “0” → “1”
(11) Enable Speaker Output: SPPSN bit = “0” → “1”
1ms or more time is needed before setting SPPSN bit = “1”after setting PMSPK bit = “1”.
(12) Disable Speaker Output: SPPSN bit = “1” → “0”
(13) Disable the path of “DAC → SPK-Amp”: DACS bit = “1” → “0”.
(14) Power down of the DAC, SPK-Amp and Programmable Filter:
PMDAC bit = PMSPK bit = PMPFIL bit = “1”Æ “0”
MS1012-E-01
- 97 -
2010/08