|
AK4343 Datasheet, PDF (92/98 Pages) Asahi Kasei Microsystems – Stereo DAC with HP/RCV/SPK-AMP | |||
|
◁ |
ASAHI KASEI
[AK4343]
 Stereo Line Output
FS3-0 bits 0,000
(Addr:05H, D5&D2-0)
(1)
DACL bit
(2)
(Addr:02H, D4)
IVL/R7-0 bits
(Addr:09H&0CH, D7-0)
E1H
DVL/R7-0 bits
(Addr:0AH&0DH, D7-0)
18H
LOPS bit
(Addr:03H, D6)
PMDAC bit
(Addr:00H, D2)
PMMIN bit
(Addr:00H, D5)
PMLO bit
(Addr:00H, D3)
LOUT pin
ROUT pin
(3)
(4)
(5)
1,111
(10)
91H
28H
(7)
(8)
(11)
(6)
(9)
>300 ms
Normal Output
>300 ms
Figure 82. Stereo Lineout Sequence
Example:
PLL, Master Mode
Audio I/F Format :MSB justified (ADC & DAC)
Sampling Frequency: 44.1kHz
Digital Volume: â8dB
LOVL=MINL bits = â0â
(1) Addr:05H, Data:27H
(2) Addr:02H, Data:10H
(3) Addr:09H&0CH, Data:91H
(4) Addr:0AH&0DH, Data:28H
(5) Addr:03H, Data:40H
(6) Addr:00H, Data:6CH
(7) Addr:03H, Data:00H
Playback
(8) Addr:03H, Data:40H
(9) Addr:00H, Data:40H
(10) Addr:02H, Data:00H
(11) Addr:03H, Data:00H
<Example>
At first, clocks should be supplied according to âClock Set Upâ sequence.
(1) Set up the sampling frequency (FS3-0 bits). When the AK4343 is PLL mode, DAC and Stereo Line-Amp
should be powered-up in consideration of PLL lock time after the sampling frequency is changed.
(2) Set up the path of âDAC Ã Stereo Line Ampâ: DACL bit = â0â Ã â1â
(3) Set up the ALC Block Digital Volume (Addr: 09H and 0CH)
AVL7-0 and AVR7-0 bits should be set to â91Hâ(0dB).
(4) Set up the output digital volume (Addr: 0AH and 0DH)
When DVOLC bit is â1â (default), DVL7-0 bits set the volume of both channels. After DAC is powered-up,
the digital volume changes from default value (0dB) to the register setting value by the soft transition.
(5) Enter power-save mode of Stereo Line Amp: LOPS bit = â0â Ã â1â
(6) Power-up DAC, MIN-Amp and Stereo Line-Amp: PMDAC = PMMIN = PMLO bits = â0â â â1â
The DAC enters an initialization cycle that starts when the PMDAC bit is changed from â0â to â1â. The
initialization cycle time is 1059/fs=24ms@fs=44.1kHz. During the initialization cycle, the DAC input digital
data of both channels are internally forced to a 2's compliment, â0â. The DAC output reflects the digital input
data after the initialization cycle is complete. When ALC bit is â1â, ALC is disable (ALC gain is set by
AVL/R7-0 bits) during an intialization cycle (1059/fs=24ms@fs=44.1kHz). After the initialization cycle,
ALC operation starts from the gain set by AVL/R7-0 bits.
LOUT and ROUT pins rise up to VCOM voltage after PMLO bit is changed to â1â. Rise time is 300ms(max)
at C=1µF and AVDD=3.3V.
(7) Exit power-save mode of Stereo Line-Amp: LOPS bit = â1â Ã â0â
LOPS bit should be set to â0â after LOUT and ROUT pins rise up. Stereo Line-Amp goes to normal operation
by setting LOPS bit to â0â.
(8) Enter power-save mode of Stereo Line-Amp: LOPS bit: â0â Ã â1â
(9) Power-down DAC, MIN-Amp and Stereo Line-Amp: PMDAC = PMMIN = PMLO bits = â1â â â0â
LOUT and ROUT pins fall down to AVSS. Fall time is 300ms(max) at C=1µF and AVDD=3.3V.
(10) Disable the path of âDAC Ã Stereo Line-Ampâ: DACL bit = â1â Ã â0â
(11) Exit power-save mode of Stereo Line-Amp: LOPS bit = â1â Ã â0â
LOPS bit should be set to â0â after LOUT and ROUT pins fall down.
MS0478-E-01
- 92 -
2006/10
|
▷ |