AK4538 Datasheet, PDF (67/70 Pages) Asahi Kasei Microsystems – 16Bit DS CODEC with MIC/HP/SPK-AMP

ASAHI KASEI
[AK4538]
n Stop of Clock
MCLK can be stopped when PMMIC=PMADC=PMDAC=PMSPK= “0”.
1. When X’tal is used in PLL mode
MCKO bit
(Addr:03H, D4)
PMXTL bit
(Addr:01H, D6)
PMPLL bit
(Addr:01H, D5)
MCKPD bit
(Addr:01H, D7)
(1)
(2)
(3)
E xam p le :
Audio I/F Format : I²S
BICK frequency at M aster Mode : 64fs
Input M a s t e r C lo c k S e le c t a t P L L M o d e : 1 1 . 2 8 9 6 M H z
O utput M a s t e r C lo c k Frequency : 64fs
(1) Addr:04H, Data:62H
(2) Addr:01H, Data:00H
(3) Addr:01H, Data 80H
Figure 56. Stop of Clock Sequence(1)
<Example>
(1) Disable MCKO output : MCKO bit = “1” → “0”
(2) Power down X’tal and PLL : PMXTL bit = PMPLL bit = “1” → “0”
(3) Pull down the XTI pin : MCKPD = “0” → “1”
2. When an external clock is used in PLL mode
MCKO bit
(Addr:03H, D4)
PMPLL bit
(Addr:01H, D5)
MCKPD bit
(Addr:01H, D7)
External MCLK
(1)
(2)
(3)
Input
Example :
Audio I/F : I²S
BICK frequency at Master Mode : 64fs
Input Master Clock Select at PLL Mode : 11.2896MHz
Output Master Clock Frequency : 64fs
(1) Addr:04H, Data:62H
(2) Addr:01H, Data:80H
(3) Stop external clock
Figure 57. Stop of Clock Sequence(2)
<Example>
(1) Stop MCKO output : MCKO bit = “1” → “0”
(2) Power down PLL, Pull down the XTI pin : PMPLL bit = “1” → “0”, MCKPD = “0” → “1”
When the external MCLK becomes Hi-Z or the external MCLK is input by AC couple, MCKI pin should be
pulled down.
(3) Stop an external MCLK
MS0198-E-01
- 67 -
2003/5