AK4665A Datasheet, PDF (39/52 Pages) Asahi Kasei Microsystems – 20-Bit Stereo CODEC with MIC/HP-AMP

ASAHI KASEI
[AK4665A]
5) LIN/RIN/MIN → HP-Amp
Power Supply
PDN pin
(1)
>150ns
(2) >0
FS3-0, DFS bits
0H, 0
PUT1-0 bits
PTS1-0 bits
PMVCM bit
LINHL, MINHL,
RINHR, MINHR bits
Clock Input
PMCP bit
NVSS pin
00, 00
(3) >0
(4) >0
Don’t care
(5)
(6) >0
0V
LIN/RIN/MIN pins
(7)
(Hi-Z)
XH, X
XX, XX
−HVDD
0H, 0
00, 00
Don’t care
(13)
0V
(Hi-Z)
PMHPL/R bits
HPMTN bit
(10)
HP-Amp State
PD
MT
Normal Operation
MT
PD
HPL/R pins
(8) (9)
(11) (12)
Figure 25. Power-up/down Sequence of LIN/RIN/MIN and HP-Amp
(1) PDN pin should be set to “H” at least 150ns after the power is supplied.
(2) FS3-0, DFS, PUT1-0 and PTS1-0 bits should be set after PDN pin goes to “H”.
(3) PMVCM bit should be changed to “1” after FS3-0, DFS, PUT1-0 and PTS1-0 bits are set.
(4) LINHL, MINHL, RINHR and MINHR bits should be changed to “1” after PMVCM bit is changed to “1”. Each path
is switched-on during the transition time set by FS3-0 and PTS1-0 bits.
(5) External clocks (MCLK, BICK and LRCK) are needed to operate the charge pump circuit and HP-Amp. External
clocks are also needed for each path (DACHL, LINHL, MINHL, DACHR, RINHR, MINHR and HPMTN bits)
setting.
(6) PMCP, PMHPL and PMHPR bits should be changed to “1” after LINHL, MINHL, RINHR and MINHR bits are
changed to “1”. When PMCP bit is changed to “1”, the charge pump circuit is powered-up and NVSS pin goes to
−HVDD voltage according to the setting of FS3-0 and DFS bits.
(7) When PMHPL, PMHPR or PMLO bit is changed to “1”, LIN, RIN and MIN pins are biased to VCOM voltage.
Rising time constant is determined by capacitor for AC coupling and input resistance 200kΩ (typ). In case of
0.047µF input capacitor, time constant is
τ = 0.047µF x 200kΩ = 9.4ms (typ)
(8) After power-up the charge pump circuit, HP-Amp is powered-up. Rising time of HP-Amp is determined by
FS3-0,DFS and PUT1-0 bits.
(9) HPMTN bit should be changed to “1” to release the mute after HP-Amp is powered-up. The transition time of mute
release is determined by FS3-0,DFS and PTS1-0 bits.
(10) HPMTN bit should be changed to “0” to mute HP-Amp.
(11) After the transition time for mute, PMHPL and PMHPR bits should be changed to “0” to power-down of HP-Amp.
(12) After power-down of the HP-Amp, PMCP bit should be changed to “0” to power-down of the charge pump circuit.
Falling time constant is determined by external capacitor connected with NVSS pin and internal resistance (typ
17.5kΩ). In case of 2.2µF capacitor, time constant is
τ = 2.2µF x 17.5kΩ = 38.5ms (typ)
(13) Clocks should be stopped after PMCP bit is changed to “0”.
MS0440-E-01
- 39 -
2006/05