English
Language : 

DS583 Datasheet, PDF (8/15 Pages) Xilinx, Inc – System ACE Microprocessor Interface
XPS SYSACE (System ACE) Interface Controller (v1.01a)
Table 4: XPS System ACE Interface Controller I/O Signals (Cont’d)
Port
Signal Name
Interface
I/O
Initial
State
Description
P49 SysACE_MPD_I[C_MEM_WIDTH-1 : 0]
System
Ace Core
I
- System ACE Data Input
P50 SysACE_MPD_O[C_MEM_WIDTH-1 : 0]
System
Ace Core
O
0
System ACE Data
Ouput
P51 SysACE_MPD_T[C_MEM_WIDTH-1 : 0]
System
Ace Core
O
1
System ACE Data
Output enable
P52 SysACE_IRQ (2)
System
Ace Core
O
0
System ACE Active
High Interrupt Output
1. SPLB_Clk frequency must be greater than or equal to SysACE_Clk Frequency
2. This interrupt output is just a pass-through of the System ACE interrupt (SysACE_MPIRQ) and should be
connected to an interrupt controller or directly to the processor’s interrupt input
XPS System ACE Interface Controller Design Parameters
To allow the designer to obtain a XPS SYSACE core that is uniquely tailored for the designer’s system,
certain features can be parameterized. Some of these parameters control the interface to the PLB
interface module while others provide information to minimize resource utilization. The features that
can be parameterized in the XPS SYSACE are shown in Table 5.
Table 5: XPS System ACE Interface Controller Parameters
Generic Feature/Description Parameter Name
Allowable
Values
Default VHDL
Value Type
System Parameter
G1
Target FPGA family
C_FAMILY
string
PLB Parameters
G2
PLB System ACE Base
Address
C_BASEADDR
Valid Address (1)
None (1)
std_logic_
vector
G3
PLB System ACE High
Address
C_HIGHADDR
Valid Address (1)
None (1)
std_logic_
vector
G4
PLB address width
C_SPLB_AWIDTH 32
32 integer
G5
PLB data width
C_SPLB_DWIDTH 32, 64, 128
32 integer
G6
Selects point-to-point or
shared bus topology
C_SPLB_P2P
0 = Shared Bus
Topology
0
integer
G7
PLB Master ID Bus Width
C_SPLB_MID
_WIDTH
log2(C_SPLB_
NUM_MASTERS)
8
with a minimum
value of 1
integer
G8
Number of PLB Masters
C_SPLB_NUM
_MASTERS
1 - 16
3
integer
G9
Width of the Slave Data Bus
C_SPLB_NATIVE
_DWIDTH
32
32
integer
8
www.xilinx.com
DS583 December 2, 2009
Product Specification