English
Language : 

DS634 Datasheet, PDF (14/20 Pages) –
IEEE 802.16e CTC Decoder v4.0
Figure 8 shows the decoded information bit rate of the IEEE 802.16e CTC decoder core (in Mbps) with
five iterations using two SISOs at 160 MHz clock frequency when early termination scheme 2 is
enabled. The curves show the decoded information bit rate for different blocks measured in hardware
using the test bench described in the design verification section. The decoded information bit rate is
scaled linearly with the number of SISOs even when early termination is enabled.
X-Ref Target - Figure 8
IEEE 802.16e CTC Decoder Throughput
55
D 50
45
N = 24
N = 36
N = 48
i 40
N = 72
N = 120
s 35
N = 240
N = 960
N = 1440
30
N = 2400
c 25
o20
0
0.5
1
1.5
2
2.5
3
3.5
4
4.5
5
5.5
6
Eb/No (dB)
nFigure 8: Decoded Information Data Rate with Five Iterations
t Resource Utilization and Static Timing
i The following resource utilization estimate is based on 6-bits soft data input and 6-bits extrinsic infor-
n mation. The size of the CTC decoder core depends on the number of SISOs that are used (Ns).
Table 9 and Table 10 show the resource utilization estimates of the IEEE 802.16e CTC decoder core that
u are given by the Xilinx ISE 8.1 software when targeting the XC4VLX60 device. Table 11 and Table 12
show the resource utilization estimates of the IEEE 802.16e CTC decoder core that are given by the
Xilinx ISE 9.1 software when targeting the XC5VLX85 device. The resource utilization estimates of
e Virtex-6 and Spartan-6 are similar to that of Virtex-5.
Table 13 shows the static timing results of the IEEE 802.16e CTC decoder core using the Xilinx ISE 8.1
d software (PRODUCTION 1.58 2006-02-24, STEPPING level 1). Table 14 shows the static timing results
of the IEEE 802.16e CTC decoder core using the Xilinx ISE 9.1 software (ADVANCED 1.51 2006-12-12,
STEPPING level 0). Table 15 shows the static timing results of the IEEE 802.16e CTC decoder core using
I the Xilinx ISE 11.1 software (PREVIEW 0.63 2009-04-27). Table 16 shows the static timing results using
P the Xilinx ISE 11.1 software (ADVANCED 0.94 2009-04-27).
Note: The resource utilization and static timing results can change slightly by using different speed constraints or
targeting different devices.
14
www.xilinx.com
DS634 December 2, 2009
Product Specification