|
TH58100FT Datasheet, PDF (38/43 Pages) Toshiba Semiconductor – TENTATIVE TOSHIBA MOS DIGITAL INTEGRATED CIRCUIT SILICON GATE CMOS | |||
|
◁ |
TH58100FT
(10) Note regarding the WP signal
The Erase and Program operations are automatically reset when WP goes Low. The operations are
enabled and disabled as follows:
Enable Programming
WE
DIN
80
10
WP
RY/BY
tWW (100 ns min)
Disable Programming
WE
DIN
80
10
WP
RY/BY
tWW (100 ns min)
Enable Erasing
WE
DIN
60
D0
WP
RY/BY
tWW (100 ns min)
Disable Erasing
WE
DIN
60
D0
WP
RY/BY
tWW (100 ns min)
2001-03-05 38/43
|
▷ |