DS64BR401_13 Datasheet, PDF (8/36 Pages) Texas Instruments – Quad Bi-Directional Transceiver with Equalization and De-Emphasis

DS64BR401
SNLS304G – JUNE 2009 – REVISED APRIL 2013
www.ti.com
ELECTRICAL CHARACTERISTICS (continued)
Over recommended operating supply and temperature ranges with default register settings unless other specified. ⁽¹⁾
Symbol
Parameter
Conditions
Min
Typ
Max
Units
V_OCM
Output Common-Mode
Voltage
Single-ended measurement DC-Coupled with
50Ω termination,
(2)
V_DD –
1.4
V
T_TX-RF
T_RF-DELTA
Transmitter Rise/ Fall Time
Tx rise/fall mismatch
20% to 80% of differential output voltage,
measured within 1” from output pins,
(2) (4)_{, Figure 2}
20% to 80% of differential output voltage, ⁽²⁾
(4)
67
85
ps
0.1
UI
RL_TX-DIFF
Tx Differential Return Loss
(SDD22),
(2)
Repeating 1100b (D24.3) pattern,
VOD = 1.0 Vp-p,
150 MHz – 1.5 GHz
150 MHz – 3.0 GHz
-11
dB
-10
150 MHz – 6.0 GHz
-5
RL_TX-CM
Tx Common Mode Return
Loss
(SCC22)
Repeating 1100b (D24.3) pattern,
VOD = 1.0 Vp-p, ⁽²⁾
50 MHz – 3.0 GHz
-10
dB
R_TX-IB
Tx Impedance Balance
(SDC22)
Repeating 1100b (D24.3) pattern,
VOD = 1.0 Vp-p, ⁽²⁾
50 MHz – 3.0 GHz
-30
dB
I_TX-SHORT
R_OTD
R_OTIB
R_OCM
V_TX-CM-DELTA
Tx Output Short Circuit
Current Limit
Output Differential
Impedance between OUT+
and OUT-
Output Differential
Impedance Imbalance
Output Common Mode
Impedance
Common Mode Voltage
Delta between active burst
and electrical Idle of an
OOB signal
OA/B_n = GND
DC tested, ⁽⁵⁾
DC tested, ⁽⁵⁾
DC tested, ⁽⁵⁾
(6)
90
mA
85
100
125
Ω
5
Ω
20
25
35
Ω
±40
mV
T_DI
Max time to transition to
VIN = 800 mVp-p, repeating 1100b (D24.3)
valid electrical idle after
pattern at 3 Gbps,
leaving active burst in OOB SD_TH = Float, Figure 4
signaling
6.5
9.5
ns
T_ID
Max time to transition to
VIN = 800 mVp-p, repeating 1100b (D24.3)
valid active burst after
pattern at 3 Gbps,
leaving idle in OOB
SD_TH = Float, Figure 4
signaling
5.5
8
ns
T_PD
Differential Propagation
Propagation delay measured at midpoint
Delay (Low to High and High crossing between input to output, Figure 3,
150
200
250
ps
to Low Edge)
EQx[1:0] = 11, DEMx[1:0] = −6 dB
EQx[1:0] = OFF, DEMx[1:0] = 0 dB
120
170
220
ps
T_LSK
Lane to Lane Skew in a
Single Part
V_DD = 2.5 V, T_A = 25°C
27
ps
T_PPSK
Part to Part Propagation
Delay Skew
V_DD = 2.5 V, T_A = 25°C
35
ps
EQUALIZATION
DJ1
Residual Deterministic Jitter Tx Launch Amplitude = 0.8 to
at 6.4 Gbps
1.2 Vp–p, 40” 4–mil FR4 trace,
EQx[1:0] = 0F, DEMx[1:0] = 0 dB,
VOD = 1.0 Vp-p, K28.5,
SD_TH = float, ⁽⁵⁾
0.12
0.25
UI_P-P
(5) Typical values represent most likely parametric norms at V_DD = 2.5V, T_A = 25°C., and at the Recommended Operation Conditions at the
time of product characterization and are not verified.
(6) Common-mode voltage (VCM) is expressed mathematically as the average of the two signal voltages with respect to local ground.VCM
= (A + B) / 2, A = OUT+, B = OUT-.
8
Submit Documentation Feedback
Copyright © 2009–2013, Texas Instruments Incorporated
Product Folder Links: DS64BR401