DS64BR401_13 Datasheet, PDF (11/36 Pages) Texas Instruments – Quad Bi-Directional Transceiver with Equalization and De-Emphasis

www.ti.com
TIMING DIAGRAMS
DS64BR401
SNLS304G – JUNE 2009 – REVISED APRIL 2013
Figure 2. LPDS Output Transition Times
Figure 3. Propagation Delay Timing Diagram
Figure 4. Idle Timing Diagram
t_LOW
t_R
t_BUF
t_HD:STA
t_HD:DAT
t_HIGH
t_F
t_SU:DAT
t_SU:STA
SP
ST
ST
Figure 5. SMBus Timing Parameters
t_SU:STO
SP
SCL
SDA
Copyright © 2009–2013, Texas Instruments Incorporated
Product Folder Links: DS64BR401
Submit Documentation Feedback
11