English
Language : 

LM3S1637 Datasheet, PDF (630/696 Pages) Texas Instruments – ARM and Thumb are registered trademarks and Cortex is a trademark
Signal Tables
Table 19-5. Signals by Pin Number (continued)
Pin Number
Pin Name
Pin Type Buffer Typea Description
PB6
I/O
TTL
GPIO port B bit 6.
A7
C0+
I
Analog Analog comparator 0 positive input.
PB7
I/O
TTL
GPIO port B bit 7.
A8
TRST
I
TTL
JTAG TRST.
PC0
I/O
TTL
GPIO port C bit 0.
A9
SWCLK
I
TTL
JTAG/SWD CLK.
TCK
I
TTL
JTAG/SWD CLK.
PC3
I/O
TTL
GPIO port C bit 3.
A10
SWO
O
TTL
JTAG TDO and SWO.
TDO
O
TTL
JTAG TDO and SWO.
PE0
A11
PWM4
I/O
TTL
GPIO port E bit 0.
O
TTL
PWM 4. This signal is controlled by PWM Generator 2.
A12
NC
-
-
No connect. Leave the pin electrically unconnected/isolated.
B1
ADC0
I
Analog Analog-to-digital converter input 0.
B2
ADC3
I
Analog Analog-to-digital converter input 3.
B3
ADC2
I
Analog Analog-to-digital converter input 2.
B4
NC
-
-
No connect. Leave the pin electrically unconnected/isolated.
GNDA
B5
-
Power The ground reference for the analog circuits (ADC, Analog
Comparators, etc.). These are separated from GND to minimize
the electrical noise contained on VDD from affecting the analog
functions.
B6
GND
-
Power Ground reference for logic and I/O pins.
PB5
I/O
TTL
GPIO port B bit 5.
B7
CCP5
I/O
TTL
Capture/Compare/PWM 5.
PC2
I/O
TTL
GPIO port C bit 2.
B8
TDI
I
TTL
JTAG TDI.
PC1
I/O
TTL
GPIO port C bit 1.
B9
SWDIO
I/O
TTL
JTAG TMS and SWDIO.
TMS
I/O
TTL
JTAG TMS and SWDIO.
B10
CMOD1
I
TTL
CPU Mode bit 1. Input must be set to logic 0 (grounded); other
encodings reserved.
B11
NC
-
-
No connect. Leave the pin electrically unconnected/isolated.
PE1
B12
PWM5
I/O
TTL
GPIO port E bit 1.
O
TTL
PWM 5. This signal is controlled by PWM Generator 2.
C1
NC
-
-
No connect. Leave the pin electrically unconnected/isolated.
C2
NC
-
-
No connect. Leave the pin electrically unconnected/isolated.
C3
VDD25
-
Power Positive supply for most of the logic function, including the
processor core and most peripherals.
C4
GND
-
Power Ground reference for logic and I/O pins.
C5
GND
-
Power Ground reference for logic and I/O pins.
630
June 18, 2012
Texas Instruments-Production Data