TMS320DM8127_14 Datasheet, PDF (61/365 Pages) Texas Instruments – DaVinci Video Processors

www.ti.com
TMS320DM8127
SPRS712C – JUNE 2012 – REVISED MARCH 2014
Table 4-8. EMAC[0] Terminal Functions [(R)(G)MII] (continued)
SIGNAL
NAME
NO.
TYPE⁽¹⁾ OTHER ^{(2) (3)}
MUXED
DESCRIPTION
EMAC[0]_MCRS/
EMAC[0]_RGRXD[2]/
EMAC[0]_RMRXD[1]/
GP3[25]
EMAC[0]_MCOL/
EMAC[0]_RGRXCTL/
EMAC[0]_RMRXD[0]/
GP3[24]
EMAC[0],
R25
I
IPD
SPI[3], GPI3
DVDD_GPMC PINCNTL237
DSIS: PIN _{RMII Receive Data [1:0]. For 10/100 EMAC RMII}
operation, EMAC[0]_RMRXD[1:0] are used.
L23
I
IPD
DVDD_GPMC
EMAC[0], GP3
PINCNTL236
DSIS: PIN
EMAC[0]_MRXER/
EMAC[0]_RGTXCTL/
EMAC[0]_RMRXER/
GP3[26]
J26
I
IPD
DVDD_GPMC
EMAC[0], GP3
PINCNTL238 RMII Receive Data Error input
DSIS: 0
EMAC[0]_MRXD[1]/
EMAC[0]_RGRXD[0]/
EMAC[0]_RMTXD[1]/
GP3[29]
EMAC[0]_MRXD[0]/
EMAC[0]_RGTXD[0]/
EMAC[0]_RMTXD[0]/
GP3[28]
P23
O
IPD
DVDD_GPMC
EMAC[0], GP3
PINCNTL241
DSIS: N/A
RMII Transmit Data [7:0]. For 10/100 EMAC RMII
operation, EMAC[0]_RMTXD[1:0] are used.
G28
O
IPD
DVDD_GPMC
EMAC[0], GP3
PINCNTL240
DSIS: N/A
EMAC[0]_MRXD[2]/
EMAC[0]_RGRXD[1]/
EMAC[0]_RMTXEN/
GP3[30]
R23
O
IPD
DVDD_GPMC
EMAC[0], GP3
PINCNTL242 RMII Transmit Data Enable output
DSIS: N/A
EMAC[0] RGMII Mode
An EMAC bootmode must be selected via the BTMODE[4:0] pins. Once the EMAC bootmode is selected, the BTMODE[9:8] pins determine
the Ethernet PHY Mode Selection (for example, 10b is RGMII mode). For more detailed information on EMAC bootmodes and Ethernet
PHY Mode selection, see Section 5.2.6, Ethernet PHY Mode Selection
These pin functions are available only when RGMII mode is selected.
EMAC[0]_MTCLK/
EMAC[0]_RGRXC/
SPI[3]_SCS[3]/
I2C[2]_SDA/
GP3[23]
EMAC[0],
L24
I
IPD
DVDD_GPMC
SPI[3], I2C[2],
GP3
RGMII Receive Clock
PINCNTL235
DSIS: PIN
EMAC[0]_MCOL/
EMAC[0]_RGRXCTL/
EMAC[0]_RMRXD[0]/
GP3[24]
L23
I
IPD
DVDD_GPMC
EMAC[0], GP3
PINCNTL236 RGMII Receive Control
DSIS: PIN
EMAC[0]_MRXD[4]/
EMAC[0]_RGRXD[3]/
GPMC_A[1]/
UART5_TXD
EMAC[0],
T23
I
IPD
GPMC, UART5
DVDD_GPMC PINCNTL244
DSIS: PIN
EMAC[0]_MCRS/
EMAC[0]_RGRXD[2]/
EMAC[0]_RMRXD[1]/
GP3[25]
EMAC[0]_MRXD[2]/
EMAC[0]_RGRXD[1]/
EMAC[0]_RMTXEN/
GP3[30]
R25
I
IPD
DVDD_GPMC
EMAC[0], GP3
PINCNTL237
DSIS: PIN
RGMII Receive Data [3:0]
R23
I
IPD
DVDD_GPMC
EMAC[0], GP3
PINCNTL242
DSIS: PIN
EMAC[0]_MRXD[1]/
EMAC[0]_RGRXD[0]/
EMAC[0]_RMTXD[1]/
GP3[29]
P23
I
IPD
DVDD_GPMC
EMAC[0], GP3
PINCNTL241
DSIS: PIN
EMAC[0]_MRCLK/
EMAC[0]_RGTXC/
EMAC[0]_RMCRSDV/
SPI[3]_SCS[2]/
GP3[27]
EMAC[0],
H27
O
IPD
DVDD_GPMC
SPI[3], GP3
PINCNTL239
RGMII Transmit Clock
DSIS: N/A
Copyright © 2012–2014, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: TMS320DM8127
Device Pins
61