English
Language : 

TL16C752D-Q1 Datasheet, PDF (45/53 Pages) Texas Instruments – Dual UART With 64-Byte FIFO
www.ti.com
TL16C752D-Q1
SLLSET4 – FEBRUARY 2016
Typical Application (continued)
9.2.2 Detailed Design Procedure
1. Implement the schematic as is shown in Figure 39
2. Implement on the controller the READ and WRITE routines in order to meet the timing requirements of the
Timing Requirements, use Figure 1 and Figure 2 as a guideline.
3. Initialize all the configuration registers. TI recommends not to obviate the default settings and initialize all of
the set of configuration registers. The base set of registers that are used during high-speed data transfer
have a straightforward access method. The extended function registers require special access bits to be
decoded along with the address lines. The following guide helps with programming these registers. Note that
the descriptions are for individual register access. Some streamlining through interleaving can be obtained
when programming all the registers.
(a) Set baud rate to VALUE1, VALUE2 Read LCR (03), save in temp Set LCR (03) to 80 Set DLL (00) to
VALUE1 Set DLM (01) to VALUE2 Set LCR (03) to temp
(b) Set Xoff1, Xon1 to VALUE1, VALUE2 Read LCR (03), save in temp Set LCR (03) to BF Set Xoff1 (06) to
VALUE1 Set Xon1 (04) to VALUE2 Set LCR (03) to temp
(c) Set Xoff2, Xon2 to VALUE1, VALUE2 Read LCR (03), save in temp Set LCR (03) to BF Set Xoff2 (07) to
VALUE1 Set Xon2 (05) to VALUE2 Set LCR (03) to temp
(d) Set software flow control mode to VALUE Read LCR (03), save in temp Set LCR (03) to BF Set EFR
(02) to VALUE Set LCR (03) to temp
(e) Set flow control threshold to VALUE Read LCR (03), save in temp1 Set LCR (03) to BF Read EFR (02),
save in temp2 Set EFR (02) to 10 + temp2 Set LCR (03) to 00 Read MCR (04), save in temp3 Set MCR
(04) to 40 + temp3 Set TCR (06) to VALUE Set LCR (03) to BF Set EFR (02) to temp2 Set LCR (03) to
temp1 Set MCR (04) to temp3
(f) Set xmt and rcv FIFO thresholds to VALUE Read LCR (03), save in temp1 Set LCR (03) to BF Read
EFR (02), save in temp2 Set EFR (02) to 10 + temp2 Set LCR (03) to 00 Read MCR (04), save in temp3
Set MCR (04) to 40 + temp3 Set TLR (07) to VALUE Set LCR (03) to BF Set EFR (02) to temp2 Set
LCR (03) to temp1 Set MCR (04) to temp3
(g) Read FIFORdy register Read MCR (04), save in temp1 Set temp2 = temp1 × EF Set MCR (04), save in
temp2 Read FRR (07), save in temp2 Pass temp2 back to host Set MCR (04) to temp1
The designer can use Figure 39 as a guideline to configure each channel of the UART.
Copyright © 2016, Texas Instruments Incorporated
Product Folder Links: TL16C752D-Q1
Submit Documentation Feedback
45