DS90UB926Q Datasheet, PDF (42/57 Pages) Texas Instruments – 5 - 85 MHz 24-bit Color FPD-Link III Deserializer with Bidirectional Control Channel

DS90UB926Q
ADD ADD Register
(dec) (hex) Name
41 0x29 FRC Control
42 0x2A White
Balance
Control
43 0x2B I2S Control
Bit(s)
7
6
5
4
3
2
1
0
7:6
5
4
3:0
7
6:1
0
Register
Type
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
Default Function Descriptions
(hex)
0x00
Timing
Mode
Select
Select display timing mode
0: DE only Mode
1: Sync Mode (VS,HS)
VS Polarity 0: Active High
1: Active Low
HS Polarity 0: Active High
1: Active Low
DE Polarity 0: Active High
1: Active Low
FRC2
Enable
0: FRC2 Disable
1: FRC2 Enable
FRC1
Enable
0: FRC1 Disable
1: FRC1 Enable
Hi-FRC 2 0: Hi-FRC2 Enable
Disable 1: Hi-FRC2 Disable
Hi-FRC 1 0: Hi-FRC1 Enable
Disable 1: Hi-FRC1 Disable
0x00 Page
Setting
00: Configuration Registers
01: Red LUT
10: Green LUT
11: Blue LUT
White
Balance
Enable
0: White Balance Disable
1: White Balance Enable
LUT Reload 0: Reload Disable
Enable
1: Reload Enable
Reserved
0x00 I2S PLL
I2S PLL Control
0: I2S PLL is on for I2S data jitter cleaning
1: I2S PLL is off. No jitter cleaning
Reserved
I2S Clock
Edge
I2S Clock Edge Select
0: I2S Data is strobed on the Rising Clock Edge
1: I2S Data is strobed on the Falling Clock Edge
42
Copyright © 1999-2012, Texas Instruments Incorporated