DRV8704 Datasheet, PDF (3/38 Pages) Texas Instruments – Dual H-Bridge PWM Gate Driver

www.ti.com
5 Pin Configuration and Functions
DRV8704
SLVSD29 – OCTOBER 2015
DCP Package
38-Pin HTSSOP
Top View
CP1 1
CP2 2
VCP 3
VM 4
GND 5
V5 6
VINT 7
SLEEPn 8
RESET 9
AIN1 10
AIN2 11
BIN1 12
BIN2 13
SCLK 14
SDATI 15
SCS 16
SDATO 17
FAULTn 18
GND 19
GND
(PPAD)
38 GND
37 AOUT1
36 A1HS
35 A1LS
34 AISENP
33 AISENN
32 A2LS
31 A2HS
30 AOUT2
29 GND
28 BOUT1
27 B1HS
26 B1LS
25 BISENP
24 BISENN
23 B2LS
22 B2HS
21 BOUT2
20 RSVD
PIN ⁽¹⁾
NAME
NO.
POWER AND GROUND
CP1
1
CP2
2
GND
5, 19, 29,
38, PPAD
RSVD
20
V5
6
VCP
3
VINT
7
VM
4
CONTROL
AIN1
10
AIN2
11
BIN1
12
BIN2
13
RESET
9
SLEEPn
8
SERIAL INTERFACE
SCLK
14
SCS
16
SDATI
15
TYPE
Pin Functions
DESCRIPTION
IO Charge pump flying capacitor
IO Charge pump flying capacitor
— Device ground
— Reserved
O 5-V regulator output
IO High-side gate drive voltage
— Internal logic supply voltage
— Motor power supply
I Bridge A IN1
I Bridge A IN2
I Bridge B IN1
I Bridge B IN2
I Reset input
I Sleep mode input
I Serial clock input
I Serial chip select input
I Serial data input
Connect a 0.1-μF X7R capacitor between CP1 and CP2.
Voltage rating must be greater than applied VM voltage.
All pins must be connected to ground
Leave this pin disconnected
5-V linear regulator output. Bypass to GND with a 0.1-μF
10-V X7R ceramic capacitor.
Connect a 1-μF 16-V X7R ceramic capacitor to VM
Logic supply voltage. Bypass to GND with a 1-μF 6.3-V
X7R ceramic capacitor.
Connect to motor supply voltage. Bypass to GND with a
0.1-μF ceramic capacitor plus a 100-μF electrolytic
capacitor.
Controls bridge A OUT1. Internal pulldown.
Controls bridge A OUT2. Internal pulldown.
Controls bridge B OUT1. Internal pulldown.
Controls bridge B OUT2. Internal pulldown.
Active-high reset input initializes all internal logic and
disables the H-bridge outputs. Internal pulldown.
Logic high to enable device, logic low to enter low-power
sleep mode. Internal pulldown.
Rising edge clocks data into part for write operations.
Falling edge clocks data out of part for read operations.
Internal pulldown.
Active high to enable serial data transfer. Internal pulldown.
Serial data input from controller. Internal pulldown.
(1) Directions: I = Input, O = Output, OZ = Tri-state output, OD = Open-drain output, IO = Input/output
Copyright © 2015, Texas Instruments Incorporated
Submit Documentation Feedback
3
Product Folder Links: DRV8704