DS80PCI102_15 Datasheet, PDF (29/46 Pages) Texas Instruments – 2.5-Gbps / 5.0-Gbps / 8.0-Gbps 1-Lane PCI-Express Repeater With Equalization and De-Emphasis

www.ti.com
DS80PCI102
SNLS344G – JULY 2011 – REVISED AUGUST 2015
Table 10. SMBus Register Map
Address
Register
Name
0x00
Device
Address
Observation
Bit
Field
7
Reserved
6:3 I2C Address [3:0]
2
EEPROM reading
done
1
Reserved
0
Reserved
7:2 Reserved
0x01 Control 1
1:0 PWDN A/B
0x02 Control 2
0x03
0x04
0x05
Reserved
Reserved
Reserved
0x06
Slave
Register
Control
7
Override RXDET
6
RXDET Value
5:4 Reserved
3
PWDN Inputs
2
PWDN Oscillator
1
Reserved
0
Override PRSNT
7:0 Reserved
7:0 Reserved
7:0 Reserved
7:5 Reserved
4
Reserved
3
Register Enable
2:0 Reserved
7
Reserved
0x07
0x08
6
Digital Reset
and Control
5
4:0
7
6
5:4
Pin Override
3
Reset Regs
Reset SMBus
Master
Reserved
Reserved
Override Idle
Threshold
Reserved
Override RXDET
0x09
0x0A
Reserved
Reserved
2
Override RATE
1:0 Reserved
7:0 Reserved
7:0 Reserved
Type
R/W
R
R
RWSC
RWSC
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R
Default
0x00
0x00
0x00
0x00
0x00
0x00
0x10
0x01
0x00
0x00
0x00
EEPROM
Bit
Description
Reserved
SMBus strap observation
1: Device completed the read from external
EEPROM
Reserved
Reserved
Reserved
[1]: Powerdown Channel B (1); Normal
Yes _{Operation (0)}
[0]: Powerdown Channel A (1); Normal
Operation (0)
1 = Override Automatic Rx Detect State
Machine Reset
1 = Set Rx Detect State Machine Reset
0 = Clear Rx Detect State Machine Reset
Yes Reserved
Yes Reserved
Yes Reserved
Reserved
Yes
1: Enables Reg 0x01[1:0]
0: Normal Operation
Reserved
Yes Reserved
Reserved
Reserved
Yes Reserved
1 = Enables SMBus Slave Mode Register
Control
Note: To change VOD, DEM, and EQ of the
channels in slave mode, this bit must be set
to 1.
Reserved
Reserved
Self clearing reset for registers.
Writing a [1] will return register settings to
default values.
Self clearing reset to SMBus master state
machine
Reserved
Reserved
[1]: Override by Channel - see Reg 0x12 and
Yes 0x19
[0]: SD_TH pin control
Yes Set bits to 0
[1]: Force RXDET by Channel - see Reg 0x0E
Yes and 0x15
[0]: Normal Operation
[1]: Override by Channel - see Reg 0x10 and
Yes 0x17
[0]: Normal Operation
Yes Reserved
Reserved
Reserved
Copyright © 2011–2015, Texas Instruments Incorporated
Product Folder Links: DS80PCI102
Submit Documentation Feedback
29