DS80PCI102_15 Datasheet, PDF (13/46 Pages) Texas Instruments – 2.5-Gbps / 5.0-Gbps / 8.0-Gbps 1-Lane PCI-Express Repeater With Equalization and De-Emphasis

www.ti.com
DS80PCI102
SNLS344G – JULY 2011 – REVISED AUGUST 2015
7.3 Feature Description
7.3.1 4-Level Input Configuration Guidelines
The 4-level input pins use a resistor divider to help set the four valid levels. There is an internal 30-kΩ pullup and
a 60-kΩ pulldown connected to the package pin. These resistors, together with the external resistor connection
combine to achieve the desired voltage level. Using the 1-kΩ pullup, 1-kΩ pulldown, no connect, or 20-kΩ
pulldown provide the optimal voltage levels for each of the four input states.
LEVEL
0
R
F
1
SETTING
1 kΩ to GND
20 kΩ to GND
FLOAT
1 kΩ to V_DD/V_IN
Table 1. 4-Level Input Voltage
3.3-V MODE
0.1 V
0.33 × V_IN
0.67 × V_IN
V_IN – 0.05 V
2.5-V MODE
0.08 V
0.33 × V_DD
0.67 × V_DD
V_DD – 0.04 V
Typical 4-level input thresholds:
• Level 1 to 2 = 0.2 V_IN or V_DD
• Level 2 to 3 = 0.5 V_IN or V_DD
• Level 3 to 4 = 0.8 V_IN or V_DD
To minimize the start-up current associated with the integrated 2.5-V regulator, the 1-kΩ pullup and pulldown
resistors are recommended. If several 4-level inputs require the same setting, it is possible to combine two or
more 1-kΩ resistors into a single lower value resistor. As an example; combining two inputs with a single 500-Ω
resistor is a good way to save board space. For the 20 kΩ to GND, this should also scale to 10 kΩ.
Table 2. Equalizer Settings⁽¹⁾
LEVEL
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
EQA1
EQB1
0
0
0
0
R
R
R
R
Float
Float
Float
Float
1
1
1
1
EQA0
EQB0
0
R
Float
1
0
R
Float
1
0
R
Float
1
0
R
Float
1
EQ – 8 BITS [7:0]
0000 0000 = 0x00
0000 0001 = 0x01
0000 0010 = 0x02
0000 0011 = 0x03
0000 0111 = 0x07
0001 0101 = 0x15
0000 1011 = 0x0B
0000 1111 = 0x0F
0101 0101 = 0x55
0001 1111 = 0x1F
0010 1111 = 0x2F
0011 1111 = 0x3F
1010 1010 = 0xAA
0111 1111 = 0x7F
1011 1111 = 0xBF
1111 1111 = 0xFF
dB at
1.25 GHz
2.1
3.4
4.8
5.9
7.2
6.1
8.8
10.2
7.5
11.4
13.0
14.2
13.8
15.6
17.2
18.4
dB at
2.5 GHz
3.7
5.8
7.7
8.9
11.2
11.4
13.5
15.0
12.8
17.4
19.7
21.1
21.7
23.5
25.8
27.3
dB at
4 GHz
4.9
7.9
9.9
11.0
14.3
14.6
17.0
18.5
18.0
22.0
24.4
25.8
27.4
29.0
31.4
32.7
SUGGESTED USE
FR4 < 5 inch trace
FR4 5 inch 5–mil trace
FR4 5 inch 4–mil trace
FR4 10 inch 5–mil trace
FR4 10 inch 4–mil trace
FR4 15 inch 4–mil trace
FR4 20 inch 4–mil trace
FR4 25 to 30 inch 4–mil trace
FR4 30 inch 4–mil trace
FR4 35 inch 4–mil trace
10 m, 30-awg cable
10 m – 12 m cable
(1) The suggested equalizer CTLE settings are based on 0 dB of TX preshoot/de-emphasis. In PCIe Gen 3 applications which use TX
preshoot/de-emphasis, the CTLE should be set to a lower boost setting to optimize the RX eye opening.
Copyright © 2011–2015, Texas Instruments Incorporated
Product Folder Links: DS80PCI102
Submit Documentation Feedback
13