OMAPL137-HT Datasheet, PDF (231/444 Pages) Texas Instruments – Multimedia Device

Public Version
OMAP4460
www.ti.com
SWPS046A – JANUARY 2012
Table 5-18. EMIF Switching Characteristics—DDR Mode⁽⁵⁾⁽⁶⁾ (continued)
NO.
PARAMETER
DD407
DD408
t_d(DQSOV-
DQSOHZ)
t_w(DQO/DM)
Delay time, lpddr2_dqsX⁽¹⁾ last edge to
lpddr2_dqsX⁽¹⁾ high impedance state
Pulse duralion, lpddr2_dqY⁽²⁾ and
lpddr2_dmX⁽¹⁾ high/low duration
SDRAM Core Parameters
DD500
t_c(ACT-ACT)s Cycle time, ACTIVE to ACTIVE
command
DD501
t_w(SRL)s
Pulse duralion, lpddr2_cke during SELF
REFRESH low duration
DD502
t_c(SR-VAL)s
Cycle time, SELF REFRESH to VALID
command
DD503
DD504
t_d(DPWDN)s
t_d(PWDN)s
Delay time, POWER DOWN exit time
Delay time, DEEP POWER DOWN
command
DD505
DD506
t_c(RD-RD)s
t_c(RD-PRE)s
Cycle time, READ to READ command
Cycle time, READ to PRECHARGE
command
DD507
DD508
t_c(ACT-RD)s
t_d(PRE)s
Cycle time, ACTIVE to READ command
Delay time, PRECHARGE command
(8-bank)
DD509
t_c(ACT-PRE)s Cycle time, ACTIVE to PRECHARGE
command
DD510
DD511
DD512
DD513
DD514
t_d(WRREC)s
t_c(WR-RD)s
t_c(ACTBA-
ACTBB)s
t_c(ACT-4B-
ACT)s
t_c(REF)s
Delay time, WRITE recovery time
Cycle time, WRITE to READ command
Cycle time, ACTIVE bank A to ACTIVE
bank B command
Cycle time, Four banks ACTIVE to
ACTIVE command
Cycle time, Four banks REFRESH
Command
NVM Core Parameters
DD601
DD602
DD603
t_c(ACT-
RD/WR)n
t_c(ACTBA-
ACTBB)n
t_c(ACT-ACT)n
Cycle time, ACTIVE to READ or WRITE
command
Cycle time, ACTIVE bank A to ACTIVE
bank B command
Cycle time, ACTIVE to ACTIVE
command
DD604
DD605
DD606
DD607
t_c(CAS-CAS)n
t_c(WRREC-
ACT)n
t_c(WR-RD)n
t_c(PRE-ACT)n
Cycle time, CAS to CAS command
Cycle time, WRITE recovery Time
before ACTIVE
Cycle time, WRITE to READ command
Cycle time, PRECHARGE to ACTIVE
command
DD608
t_c(ACT-PRE)n Cycle time, ACTIVE to PREACTIVE
command
DD609
t_c(EXPWDN-
VAL)n
Cycle time, EXIT POWER DOWN to
next Valid command
Mode Register Parameters
DD700
t_d(MRW)
Delay time, MODE REGISTER WRITE
command
DD701
t_d(MRR)
Delay time, MODE REGISTER READ
command
ZQ Calibration Parameters
OPP100, OPP119
MIN
MAX
0.4
0.5
DD508 +
DD509
15
DD514 + 10
7.5
500
2
7.5
18
18
42
15
7.5
10
50
A⁽⁴⁾
70000
15
255
DD601
DD601
2
15
7.5
3
DD601
10
5
2
OPP50
MIN
MAX
0.4
0.5
DD508 +
DD509
15
DD514 + 10
10
500
2
10
18
18
42
15
10
10
50
A⁽⁴⁾
70000
25
255
DD601
DD601
2
15
10
3
DD601
20
5
2
UNIT
DD100
DD100
ns
ns
ns
ns
µs
DD100
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
DD100
ns
ns
DD100
ns
ns
DD100
DD100
Copyright © 2012, Texas Instruments Incorporated
Timing Requirements and Switching Characteristics 231
Submit Documentation Feedback
Product Folder Link(s): OMAP4460