OMAP3515DCBC Datasheet, PDF (149/264 Pages) Texas Instruments – OMAP3515/03 Applications Processor

www.ti.com
OMAP3515/03 Applications Processor
SPRS505F – FEBRUARY 2008 – REVISED SEPTEMBER 2009
5.2 Electrical Specifications Over Recommended Operating Conditions
(T_MIN to T_MAX, vdda_dac = 1.8 V, R_OUT1/2 = 1650 Ω, R_LOAD = 75 Ω, unless otherwise noted)
Table 5-2. DAC – Static Electrical Specification
PARAMETER
CONDITIONS/ASSUMPTIONS
MIN
TYP
MAX
UNIT
R
Resolution
10
Bits
DC ACCURACY
INL ⁽¹⁾
Integral nonlinearity
DNL ⁽²⁾
Differential nonlinearity
–1
1
LSB
–1
1
LSB
ANALOG OUTPUT
-
Full-scale output voltage
R_LOAD = 75 Ω
-
Output offset voltage
0,7
0.88
1
V
50
mV
-
Output offset voltage drift
20
mV/°C
-
Gain error
–17
19
% FS
R_VOUT
Output impedance
REFERENCE
67.5
75
82.5
Ω
V_REF
-
Reference voltage range
Reference noise density
100-kHz reference noise
bandwidth
0.525
0.55
0.575
V
129
R_SET
P_SRR
Full-scale current adjust resistor
Reference PSRR⁽³⁾ (Up to 6 MHz)
POWER CONSUMPTION
I_vdda-up
Analog Supply Current⁽⁴⁾
-
Analog supply driving a 75-Ω load
(RMS)
2 channels, no load
2 channels
3700
4000
4200
Ω
40
dB
8
mA
50
mA
I_vdda-up (peak) Peak analog supply current:
Lasts less than 1 ns
60
mA
I_vdd-up
Digital supply current⁽⁵⁾
Measured at f_CLK = 54 MHz, f_OUT
2
mA
= 2 MHz sine wave, vdd = 1.3 V
I_{vdd-up (peak)} Peak digital supply current⁽⁶⁾
Lasts less than 1 ns
2.5
mA
I_vdda-down
Analog power at power-down
T = 30°C, vdda = 1.8 V
1.5
mA
I_vdd-down
Digital power at power-down
T = 30°C, vdd = 1.3 V
1
mA
(1) The INL is measured at the output of the DAC (accessible at an external pin during bypass mode).
(2) The DNL is measured at the output of the DAC (accessible at an external pin during bypass mode).
(3) Assuming a capacitor of 0.1 µF at the tv_ref node.
(4) The analog supply current I_vdda is directly proportional to the full-scale output current IFS and is insensitive to f_CLK
(5) The digital supply current I_VDD is dependent on the digital input waveform, the DAC update rate f_CLK, and the digital supply VDD.
(6) The peak digital supply current occurs at full-scale transition for duration less than 1 ns.
Submit Documentation Feedback
VIDEO DAC SPECIFICATIONS 149