MSP430FR5969_14 Datasheet, PDF (14/132 Pages) Texas Instruments – Mixed-Signal Microcontrollers

MSP430FR5969, MSP430FR59691, MSP430FR5968, MSP430FR5967
MSP430FR5959, MSP430FR5958, MSP430FR5957
MSP430FR5949, MSP430FR5948, MSP430FR5947, MSP430FR59471
SLAS704B – OCTOBER 2012 – REVISED MAY 2014
www.ti.com
Table 4-1. Signal Descriptions (continued)
TERMINAL
NAME
NO. ⁽²⁾
I/O ⁽¹⁾
RGZ RHA DA
DESCRIPTION
P4.0/A8
16 15 N/A I/O ^{General-purpose digital I/O with port interrupt and wakeup from LPMx.5}
Analog input A8 – ADC
P4.1/A9
17 16 N/A I/O ^{General-purpose digital I/O with port interrupt and wakeup from LPMx.5}
Analog input A9 – ADC
P4.2/A10
18 N/A N/A I/O ^{General-purpose digital I/O with port interrupt and wakeup from LPMx.5}
Analog input A10 – ADC
P4.3/A11
19 N/A N/A I/O ^{General-purpose digital I/O with port interrupt and wakeup from LPMx.5}
Analog input A11 – ADC
P2.5/TB0.0/UCA1TXD/
UCA1SIMO
General-purpose digital I/O with port interrupt and wakeup from LPMx.5
20 17 19 I/O ^{TB0 CCR0 capture: CCI0B input, compare: Out0}
Transmit data – eUSCI_A1 UART mode
Slave in, master out – eUSCI_A1 SPI mode
P2.6/TB0.1/UCA1RXD/
UCA1SOMI
TEST/SBWTCK
General-purpose digital I/O with port interrupt and wakeup from LPMx.5
21 18 20 I/O ^{TB0 CCR1 compare: Out1}
Receive data – eUSCI_A1 UART mode
22 19 21
Slave out, master in – eUSCI_A1 SPI mode
I
Test mode pin – select digital I/O on JTAG pins
Spy-Bi-Wire input clock
RST/NMI/SBWTDIO
Reset input active low
23 20 22 I/O _{Non-maskable interrupt input}
Spy-Bi-Wire data input/output
P2.0/TB0.6/UCA0TXD/
UCA0SIMO/TB0CLK/
ACLK
General-purpose digital I/O with port interrupt and wakeup from LPMx.5
TB0 CCR6 capture: CCI6B input, compare: Out6
Transmit data – eUSCI_A0 UART mode
24 21 23 I/O _{BSL Transmit (UART BSL)}
Slave in, master out – eUSCI_A0 SPI mode
TB0 clock input
ACLK output
P2.1/TB0.0/UCA0RXD/
UCA0SOMI/TB0.0
General-purpose digital I/O with port interrupt and wakeup from LPMx.5
TB0 CCR0 capture: CCI0A input, compare: Out0
25 22 24 I/O ^{Receive data – eUSCI_A0 UART mode}
BSL Receive (UART BSL)
Slave out, master in – eUSCI_A0 SPI mode
TB0 CCR0 capture: CCI0A input, compare: Out0
14
Terminal Configuration and Functions
Copyright © 2012–2014, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: MSP430FR5969 MSP430FR59691 MSP430FR5968 MSP430FR5967 MSP430FR5959
MSP430FR5958 MSP430FR5957 MSP430FR5949 MSP430FR5948 MSP430FR5947 MSP430FR59471